Question

Notify Me Bookmark

10.37. The MOS differential pair of Fig. 10.24 must be designed for an equilibrium over drive of 200 mV. If μnCox = 100 μA/V2 and W/L = 20/0.18, what is the required value of ISS?

10.37. The MOS differential pair of Fig. 10.24 must be designed for an equilibrium over drive of 200 mV. If μnCox = 100 μA/V2 and W/L = 20/0.18, what is the required value of ISS?

10.37. The MOS differential pair of Fig. 10.24 must be designed for an equilibrium over drive of 200 mV. If μnCox = 100 μA/V2 and W/L = 20/0.18, what is the required value of ISS?

Image text
10.37. The MOS differential pair of Fig. 10.24 must be designed for an equilibrium over drive of 200 mV. If μnCox = 100 μA/V2 and W/L = 20/0.18, what is the required value of ISS?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

The circuit of Fig. 4 must be designed for a voltage drop of 100 mV across Rs. Assume the impedance of a capacitor is negligible. Fig. 4 (a) Calculate the minimum allowable value of W/L if M1 must remain in saturation. (10 pt) (b) Based on W/L and VG value calculated in (a), what are the required values of R1 and R2 if the input impedance must be 100 kΩ? (10 pt) Apply for all problems Assume μnCox = 200 μA V2, μpCox = 100 μA V2, VTH = 0.5 for NMOS and −0.5 V for PMOS, λn = λp = 0.01. ro = 1 λID
Solution
0 0

Consider the differential pair shown in Fig. 1. The power supply voltage is VDD 5 V, and all transistors have μnCox = 100 μA/V2, W/L = 2 and Vt = 1 V. You may neglect channel length modulation (VA = 1). (a) What is the value of VGS for M1 and M2 when no differential input voltage is applied and both transistors are in saturation? (b) What is maximum common mode input voltage (hint: all transistors must remain in saturation for normal operation)?
Solution
0 0

10.91. The differential pair of Fig. 10.99 must achieve a CMRR of 60 dB ( = 1000). Assume a power budget of 2 mW, a nominal differential voltage gain of 5, and neglecting channel-length modulation in M1 and M2, compute the minimum required λ for M3. Assume (W/L)1,2 = 10/0.18, μnCox = 100 μA/V2, VDD = 1.8 V, and ΔR/R = 2%. Figure 10.99

Solution
2 0