Question

Notify Me Bookmark

17.27 Consider a standard CMOS logic inverter. Let VDD = 1 V, and let a 5-fF capacitance be connected between the output node and ground. Assume there are no other capacitances. If the inverter is switched at the rate of 2.5 GHz, determine the dynamic power dissipation. What is the average current drawn from the dc power supply?

17.27 Consider a standard CMOS logic inverter. Let VDD = 1 V, and let a 5-fF capacitance be connected between the output node and ground. Assume there are no other capacitances. If the inverter is switched at the rate of 2.5 GHz, determine the dynamic power dissipation. What is the average current drawn from the dc power supply?

Image text
17.27 Consider a standard CMOS logic inverter. Let V D D = 1 V , and let a 5 -fF capacitance be connected between the output node and ground. Assume there are no other capacitances. If the inverter is switched at the rate of 2.5 G H z , determine the dynamic power dissipation. What is the average current drawn from the dc power supply?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Problem 5: CMOS Power Dissipation and Propagation Delay (12pts) An IC inverter fabricated in a 0.18 μm CMOS process is found to have a load capacitance of 110 fF. The inverter is operated from a 1.8 V power supply. The IC chip has 1 million inverters operating at a switching frequency is 3 GHz. For the delay calculations, you can approximate the NMOS and PMOS transistors with 1 kΩ and 2 kΩ resistances, respectively. Show your equations and number answer. (i) How much energy is required to charge and discharge the load capacitance? (4pts) (ii) What is the dynamic power dissipation of the entire IC? (4pts) (iii) What is the average current drawn from the power supply? (4pts) (iv) (Extra Credit) For each inverter, what is the propagation delay for the output voltage going high to low? (2pts)
Solution
0 0

Before CMOS, depletion-mode NMOS devices were used as loads. Consider the circuit below: Use the Shockley long-channel equations for the I-V characteristics of the FET. Let VDD = 5 V. Let the V T of T2 and T3 be 1 V. Let the VT of T1 be -1 V. Let uCox = 20 uA/V2 and let W/L = 10 for all devices. (a) If A and B are both at ground, what is the output voltage at Y? What is the static power drawn from the VDD supply? (b) If A and B are both VDD, what is the output voltage at Y? What is the static power drawn from the VDD supply?
Solution
1 0

Consider CMOS inverter with symmetric voltage transfer characteristic. Assume VDD = 2.5 V. Unloaded inverter demonstrates propagation delay of ∼100 ps; When 10 pF load capacitance is connected between output and ground (Figure) the measured propagation delay becomes equal to 100 ns. Estimate the propagation delay when load capacitance becomes equal to 100 pF. Estimate the maximum switching frequency for inverter loaded with 100 pF. Find the dynamic power dissipation for unloaded, loaded with 10 pF and loaded with 100 pF inverters operated at switching frequency found in question 2.

Solution
0 0