Question

Notify Me Bookmark

[25%] Study the pass transistor logic below. Assume the inverter switches ideally at VDD/2. (a) What is the logic function performed by this circuit (at Out)? (b) Explain why this circuit has non-zero static power dissipation. (c) Using only one extra transistor, design a fix so that there will not be any static power dissipation. Explain how you choose the size of this transistor. (d) Replace the pass transistor network with a pass transistor network that computes the following function: x = A⊕B⊕C at the node x. Assume you have the true and complementary versions of inputs A, B and C.

[25%] Study the pass transistor logic below. Assume the inverter switches ideally at VDD/2. (a) What is the logic function performed by this circuit (at Out)? (b) Explain why this circuit has non-zero static power dissipation. (c) Using only one extra transistor, design a fix so that there will not be any static power dissipation. Explain how you choose the size of this transistor. (d) Replace the pass transistor network with a pass transistor network that computes the following function: x = A⊕B⊕C at the node x. Assume you have the true and complementary versions of inputs A, B and C.

Image text
  1. [ 25 % ] Study the pass transistor logic below. Assume the inverter switches ideally at V D D / 2 . (a) What is the logic function performed by this circuit (at Out)? (b) Explain why this circuit has non-zero static power dissipation. (c) Using only one extra transistor, design a fix so that there will not be any static power dissipation. Explain how you choose the size of this transistor. (d) Replace the pass transistor network with a pass transistor network that computes the following function: x = A ⊕ B ⊕ C at the node x . Assume you have the true and complementary versions of inputs A, B and C.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Pass Transistor Logic VDD = 2.5 V(W/L)2 = 1.5 um/0.25 um (W/L)1 = 0.5 um/0.25 um (W/L)ni = 0.5 um/0.25 um kn′ = 115 uA/V2, kp′ = −30 uA/V2 VtN = 0.43 V, VtP = −0.4 V Figure 6.12 Level restoring circuit. Consider the circuit of Figure 6.12 . Assume the inverter switches ideally at VDD/2, neglect body effect, channel length modulation and all parasitic capacitance throughout this problem. a. What is the logic function performed by this circuit? b. Explain why this circuit has non-zero static dissipation. c. Using only just 1 transistor, design a fix so that there will not be any static power dissipation. Explain how you chose the size of the transistor. d. Implement the same circuit using transmission gates. e. Replace the pass-transistor network in Figure 6.12 with a pass transistor network that computes the following function: x = ABC at the node x. Assume you have the true and complementary versions of the three inputs A, B and C.

Solution
0 0

Pass transistor logic (25 pts) Consider the circuit shown in Fig. 1. Assume the inverter has balanced pull-up and pull-down strength. Neglect body effect, short channel effects and parasitic capacitance. VDD = 2.5 V. Assume all transistors in this question have the same size and W = 0.5 um, L = 0.25 um. Use the following parameters. a) (5) What is the logic function implemented by this circuit? b) (5) Identify the input pattern that will cause non-zero static power dissipation (when subthreshold leakage is ignored) for the inverter when inputs A and B are stable. Explain the cause of this static power consumption. c) (8) Compute the static power consumption for the input pattern identified in part b). Ignore subthreshold leakage. c) (7) Show two possible solutions each with 1 additional transistor to avoid static power consumption. Fig. 1

Solution
0 0

Consider MOSFET-based current source circuits shown below. Assume that the n-type MOSFET transistors follow the long-channel model with μnCox = 100 μA/V2 and Vth,n = 0.5 V. All the transistors have a fixed channel length L = 0.25 μm. The bias voltage VB1 is at 0.8 V. Assume that all transistors have no back-bias effect. (1) (2) (a) For a basic current source in Fig. (1), size the NMOS transistor M1's width ( = W1) so that it conducts a current of 1 mA when it operates in saturation region. You may assume λn = 0. (b) What is the minimum value of Vout for this circuit that keeps M1 in saturation region? (c) For a cascode current source in Fig. (2), assume that the transistor M2 has the same width with M1 you determined from part (a). Determine the value of VB2 that yields the lowest minimum VOUT keeping both M1 and M2 in saturation regions. (d) Now, let's assume that the transistors M1 and M2 have a finite output resistance with λn = 0.1 V−1. Compute the value of the output resistance (Rout) of this cascode current source when M1 and M2 are in the saturation region. (Hint: Calculate the output impedance in a small signal equivalent circuit.)
Solution
0 0