Question

Notify Me Bookmark

5-2. A logic gate noise margin parameters are: VIH = 1.6 V, VIL = 0.3 V, VOH = 1.7 V, and VOL = 0.2 V. (a) Calculate NMH. (b) Calculate NML. (c) The input voltage is down to 1.7 V and a negative 50 mV noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 mV noise spike appears. What happens to the circuit fidelity?

5-2. A logic gate noise margin parameters are: VIH = 1.6 V, VIL = 0.3 V, VOH = 1.7 V, and VOL = 0.2 V. (a) Calculate NMH. (b) Calculate NML. (c) The input voltage is down to 1.7 V and a negative 50 mV noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 mV noise spike appears. What happens to the circuit fidelity?

Image text
5-2. A logic gate noise margin parameters are: V I H = 1.6 V , V I L = 0.3 V , V O H = 1.7 V , and V O L = 0.2 V . (a) Calculate N M H . (b) Calculate N M L . (c) The input voltage is down to 1.7 V and a negative 50 m V noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 m V noise spike appears. What happens to the circuit fidelity?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

A logic gate noise margin parameters are: VIH = 1.6 V, VIL = 0.3 V, VOH = 1.7 V, and VOL = 0.2 V. (a) Calculate NMH. (b) Calculate NML. (c) The input voltage is down to 1.7 V and a negative 50 mV noise spike appears. What happens to the circuit fidelity? (d) The input voltage is down to 1.7 V and a negative 150 mV noise spike appears. What happens to the circuit fidelity?

Solution
0 0

(i) Design a CMOS logic circuit to implement the function Y = AB + C¯. Find the minimum width for each transistor such that the delay is not worse than the reference inverter. Assume that for the basic inverter n = 2 and p = 4 and that technology used is L = 0.5 μm. ( 8 marks) (ii) Consider the circuit shown below. (a) Express Y as a function of A and B. (b) Redraw the circuit using CMOS Transmission gate switch. (c) Compare the performance of the Transmission Gate switch to the NMOS switch and PMOS switch. (6 marks) (iii) Mark the correct answer in the following. (6 marks)VIH is a) the maximum input voltage level to be considered as High. b) the maximum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the minimum input voltage level to be considered as Low. VIL is a) the maximum input voltage level to be considered as High. b) the minimum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the maximum input voltage level to be considered as Low. The noise margin in the Low state for a logical circuit with VIH = 2.2 V, VIL = 0.4 V, VOH = 4.0 V and VOL = 0.2 V is a) 0.2 V. b) 2.0 V c) 1.8 V. d) 3.6 V.

Solution
0 0

(a) State the advantages of the CMOS inverter over the NMOS inverter. (b) Realize the following logic function using NMOS & CMOs logic gates. F = (A+B).(C+D).E (c) For a particular logic family for which the supply voltage is V+, VOL = 0.18 V+. VOH = 0.87 V+, VIL = 0.35 V+, and VIH = 0.55 V+. (i) What are the noise margins (NML and NMH)? (ii) What is the width of transition region? (iii) For a maximum noise margin of 2 V, what value of V + is required (d) If VA = 4 V, find Vout for the NMOS inverter shown in figure 5. (Given VT = 1 V and μnCox = 40 μA/V2) (e) If VA = VB = VC = 4 V, find Vout for the 3 input NAND gate shown in Figure 6. (Given VT = 1 V and μnCox = 40 μA/V2)
Solution
0 0