Question

Notify Me Bookmark

5.29 Fig. P5.29 shows two NMOS transistors operating in saturation at equal VGS and VDS. (a) If the two devices are matched except for a maximum possible mismatch in their W/L ratios of 2%, what is the maximum resulting mismatch in the drain currents? (b) If the two devices are matched except for a maximum possible mismatch in their Vt values of 10 mV, what is the maximum resulting mismatch in the drain currents? Assume that the nominal value of Vt is 1 V. Figure P5.29

5.29 Fig. P5.29 shows two NMOS transistors operating in saturation at equal VGS and VDS. (a) If the two devices are matched except for a maximum possible mismatch in their W/L ratios of 2%, what is the maximum resulting mismatch in the drain currents? (b) If the two devices are matched except for a maximum possible mismatch in their Vt values of 10 mV, what is the maximum resulting mismatch in the drain currents? Assume that the nominal value of Vt is 1 V. Figure P5.29

Image text
5.29 Fig. P5.29 shows two NMOS transistors operating in saturation at equal V G S and V D S . (a) If the two devices are matched except for a maximum possible mismatch in their W / L ratios of 2 % , what is the maximum resulting mismatch in the drain currents? (b) If the two devices are matched except for a maximum possible mismatch in their V t values of 10 m V , what is the maximum resulting mismatch in the drain currents? Assume that the nominal value of V t is 1 V .
Figure P5.29

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider two transistors connected as shown in the circuit below. They have same VGS and VDS. The nominal threshold voltage Vt = 0.5 V a. What mode of operation the transistors are in? b. The two transistors are matched and have the same Vt. However, their W/L ratios has a maximum possible mismatch of 2%, i. e. because of variation in fabrication. What is the maximum resulting mismatch in their drain currents? c. Consider a situation where fabrication mismatch causes a maximum possible mismatch in their threshold voltages of 20 mV and no other mismatch. What is the maximum resulting mismatch in their drain currents?

Solution
0 0

For the differential amplifier in Fig. 3, the parameters are given as R1 = 10 kΩ and R2 = 5 kΩ. Assume all transistors are in saturation with a small-signal transconductance (gm) of 1 mA/V, and the output resistance of the current sources is 10 kΩ. (a)If the devices are matched, find the differential gain (Ad), common-mode gain (Acm) and common-mode rejection ratio (CMRR) of the amplifier. (10%) (b)Assume that the resistance has 1% mismatch. Find the differential gain (Ad), common-mode gain (Acm) and common-mode rejection ratio (CMRR) of the amplifier. (10%) (c)For 1% resistance mismatch, what is required output resistance of the current sources to achieve a CMRR of 140 dB ? (10%)

Solution
0 0

Consider the following differential amplifier. Assume all transistors are operating in saturation region and λ = γ = 0, VDD = 3 V, VTH(NMOS) = 0.5 V, μnCox = 1 mA/V2, R = 100 Ω, (W/L)1 = (W/L)2 = 16 and (W/L)0 = 32. Also, assume that the Vbias = 0.75 V and the circuit is symmetric. a) What should the value of RL. be if the magnitude of the differential voltage gain of the circuit is 4 V/V. b) For the circuit to operate properly (i.e., all transistors operate in their saturation region), what are the minimum and maximum values of the input common-mode voltage (i.e., input DC voltage)
Solution
3 0