Question

Notify Me Bookmark

#5. In the op-amp below, (W/L)1−8 = 80 /0.5, VDD = 2.5 V and Iss = 1 mA. Use same parameters as in problem #1. a) What common-mode (CM) level must be established at the drains of M3 and M4 so that ID5 = ID6 = 1 mA? How does this constrain the maximum input CM level? b) With the choice made in part a), calculate the overall voltage gain and the maximum and minimum output voltages.

#5. In the op-amp below, (W/L)1−8 = 80 /0.5, VDD = 2.5 V and Iss = 1 mA. Use same parameters as in problem #1. a) What common-mode (CM) level must be established at the drains of M3 and M4 so that ID5 = ID6 = 1 mA? How does this constrain the maximum input CM level? b) With the choice made in part a), calculate the overall voltage gain and the maximum and minimum output voltages.

Image text
#5. In the op-amp below, ( W / L ) 1 − 8 = 80 / 0.5 , V DD = 2.5 V and Iss = 1 mA . Use same parameters as in problem #1. a) What common-mode (CM) level must be established at the drains of M3 and M4 so that ID5 =ID6 = 1 mA ? How does this constrain the maximum input CM level? b) With the choice made in part a), calculate the overall voltage gain and the maximum and minimum output voltages.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the MOSFET differential amplifier shown below, with IO = 2 mA, and RL = 10 kΩ, RSS = 100 kΩ, VDD = +8 V and VSS = −8 V. The NMOS transistors in the circuit are nominally identical, with kn = 2 mA/V2, VTnn = 1.0 V and ro = 100 kΩ. The PMOS transistors in the circuit are nominally identical, with kp = 2 mA/V2, |VTp| = 1.0 V and ro = 100 kΩ. a) First consider the DC bias point. Assuming that the current mirror requires at least IV (across Io source) in order to operate, what are the maximum and minimum common-mode DC input voltages (V1 = V2) over which the differential amplifier can operate with both transistors in saturation mode? b) Consider ac small signal operation for differential input (v1 = +Δv/2 and v2 = −Δv/2) and the indicated output (v0 across RL). Find the overall voltage gain (v0/Δv), including sign. c) Find the input resistance and output resistance corresponding to this mode (output resistance is looking to left from capacitor). d) Next, consider ac small signal operation for common-mode input (v1 = v2 = Δv) and the indicated vo. Find the overall voltage gain ((vo/Δv) corresponding to this mode. e) Find the common-mode rejection ratio (CMRR).
Solution
0 0

Q1: (a) Choose VB such that M1 is 200mV away from the triode (linear) region. Assume Vtn = 0.5 V, unCox = 200 uA/V2, and VDD = 2.5 V ID1 = ID2 = 0.5 mA,( W/L)1 = 80u/5u, (W/L)2 = 40u/5u, and Rd = 1 kohm hint: gm = 2unCox(W/L)ID = 2ID/VGS-Vth Q1: (b) Calculate the small signal voltage gain Assumptions remain the same as Q1(a) Q1: (c) Using the value of VB from part (a), calculate the maximum output voltage swing that keeps both transistors in saturation. Assumptions remain the same as Q1(a).Choose VB such that M1 is 200 mV away from the triode (linear) region. Assume Vtn = 0.5 V, μnCox = 200 μA/V2, and VDD = 2.5V ID1 = ID2 = 0.5 mA, (W/L)1 = 80u/5u, (W/L)2 = 40u/5u, and Rd = 1 kΩ
Solution
1 0

Consider the NMOS inverter with depletion load in Figure 16.7(a). Let VDD = 1.8 V, and assume VTND = 0.3 V and VTNL = -0.6 V. (a) Design the circuit such that the power dissipation is 80μW and the output voltage is vO = 0.06 V when vI is a logic 1. (b) Using the results of part (a), determine the transition points for the driver and load transistors. (c) If (W/L)D found in part (a) is doubled, what is the maximum power dissipation in the inverter and what is vO when vI is a logic 1? The NMOS inverter with depletion load is shown in Figure 16.7(a). The bias is VDD = 2.5 V. The transistor parameters are VTND = 0.5 V and VTNL = -1 V. The width-to-length ratio of the load device is W/L = 1. (a) Design the driver transistor such that vO = 0.05 V when the input is a logic 1. (b) What is the power dissipated in the circuit when vI = 2.5 V?

Consider the NMOS inverter with depletion load in Figure 16.7(a). Let VDD = 1.8 V, and assume VTND = 0.3 V and VTNL = -0.6 V. (a) Design the circuit such that the power dissipation is 80μW and the output voltage is vO = 0.06 V when vI is a logic 1. (b) Using the results of part (a), determine the transition points for the driver and load transistors. (c) If (W/L)D found in part (a) is doubled, what is the maximum power dissipation in the inverter and what is vO when vI is a logic 1? The NMOS inverter with depletion load is shown in Figure 16.7(a). The bias is VDD = 2.5 V. The transistor parameters are VTND = 0.5 V and VTNL = -1 V. The width-to-length ratio of the load device is W/L = 1. (a) Design the driver transistor such that vO = 0.05 V when the input is a logic 1. (b) What is the power dissipated in the circuit when vI = 2.5 V?
Solution
0 0