Question

Notify Me Bookmark

6- Q1 and Q2 transistors in the network given below are n-channel E-MOSFETs and have the same threshold voltages (that is, VTH1 = VTH2 = VTH ) but different K values. a) Calculate the gain of the network and comment on it. b) Explain the physical reason why the gate currents are taken zero. c) Comment on the role of Q1 transistor in the network.

6- Q1 and Q2 transistors in the network given below are n-channel E-MOSFETs and have the same threshold voltages (that is, VTH1 = VTH2 = VTH ) but different K values. a) Calculate the gain of the network and comment on it. b) Explain the physical reason why the gate currents are taken zero. c) Comment on the role of Q1 transistor in the network.

Image text
6- Q 1 and Q 2 transistors in the network given below are n-channel E-MOSFETs and have the same threshold voltages (that is, V T H 1 = V T H 2 = V T H ) but different K values.
a) Calculate the gain of the network and comment on it.
b) Explain the physical reason why the gate currents are taken zero.
c) Comment on the role of Q 1 transistor in the network.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

A PMOS current mirror consists of three PMOS transistors as shown below, one diode-connected (drain and gate terminals are tied together) and two used as current outputs. All transistors have |Vt| = 0.6 V, kp = 100 uA/V2, and L = 1.0 um but three different widths, namely, 10 um (Q1), 20 um (Q2), and 40 um (Q3). (a) When Q1 transistor is diode-connected and is supplied from a 100 uA current source, find the output currents I2 and I3. (b) Find the output currents I1 and I3 when Q2 transistor is diode-connected. (c) Find the output current I3 when both Q1 and Q2 transistors are diode-connected. (Hint: find the effective width first) (d) Find the output current I2 when both Q1 and Q3 transistors are diode-connected. (e) Calculate the values of VSG for the following case: 1) Q1 is diode-connected, and 2) Q1 and Q2 are diode-connected.
Solution
0 0

Given the differential amplifier below. All transistors have the minimum gate length of 0.18 μm. The mobility of NMOS and PMOS are 0.065 m2/Vs and 0.025 m2/Vs. The threshold voltages are 0.6 V and −0.6 V. The supply voltage is 1.8 V. The Early voltages for NMOS and PMOS are 80 MV/m and 40 MV/m. The current IsS is set at 1 mA. a. Estimate the specific capacitance of the gate oxide (per m2). b. Add a circuit to generate the bias current Is5 from a reference current c. Which transistors could suffer bulk effect and draw the bulk connections. d. Choose a suitable value for the resistors. e. Choose a suitable bias voltage for the inputs. f. Choose suitable widths for the transistors. g. Derive an expression for the frequency-dependent (differential) gain of the circuit where you take into account the output load capacitance (CL on either side) and the parasitic capacitance parallel to and output resistance of the tail current source. h. Derive an expression for the frequency-dependent CMRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 and M2 are slightly different as well as the resistors RD1 and RD2. i. Derive an expression for the frequency-dependent PSRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 an M2 are slightly different as well as the resistors RD1 and RD2.

Solution
0 0