Question

Notify Me Bookmark

7.29. In the circuit of Fig. 7.61, determine the gate voltage such that M1 operates at the edge of saturation. Assume λ = 0. Figure 7.61

7.29. In the circuit of Fig. 7.61, determine the gate voltage such that M1 operates at the edge of saturation. Assume λ = 0. Figure 7.61

Image text
7.29. In the circuit of Fig. 7.61, determine the gate voltage such that M 1 operates at the edge of saturation. Assume λ = 0 . Figure 7.61

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

7.26. In the circuit of Fig. 7.62, (W/L)1 = 10/0.18 and ID1 = 0.5 mA. a. If λ = 0, determine (W/L)2 such that M1 operates at the edge of saturation. b. Now calculate the voltage gain. c. Explain why this choice of (W/L)2 yields the maximum gain. 7.27. The CS stage of Fig.7.62 must achieve a voltage gain of 5 . a. If (W/L)2 = 2/0.18, compute the required value of (W/L)1. b. What is the maximum allowable bias current if M1 must operate in saturation?
Solution
4 0

In this question, we will study the source follower cascaded by a CS stage. Neglect body effect and channel length modulation. (a) First we carry out a dc analysis on the CS stage. In the CS stage circuit shown in Figure 1, assume μnCox(W/L)1 = μpCox(W/L)2 = 1mA/V2, VTN = 0.7V, VTP = −1V, VDD = 2.5V. Calculate I1 and VOUT such that M1 operates in saturation with VGS1 = 0.8 V. What is VIN if M1 is at the edge of saturation? (b) Then we do small signal analysis on the CS stage. In the circuit shown in Figure 1, derive the small signal voltage gain Av = vout/vin. What is the maximum dc level of Vin for which M1 remains saturated? Express VIN by VDD, gate-source voltages and threshold voltages of M1 and M2. (c) To accommodate an input de level close to VDD, we further cascade it with a source follower as shown in Figure 2. Derive the small signal gain vout/vin. If VIN = VDD, what relationship between the gate-source voltages of M2 and M3 guarantees that M1 is saturated?
Solution
1 0

Consider the circuit of Fig. 3.13 with (W/L)1 = 50/0.5 and (W/L)2 =10/0.5. Assume that lambda = gamma = 0. (a) At what input voltage is M1 at the edge of the triode region? What is the small-signal gain under this condition? (b) What input voltage drives M1 into the triode region by 50mV ? What is the small-signal gain under this condition?
Solution
1 0