Question

Notify Me Bookmark

7.47. Assuming λ = 0, calculate the voltage gain of the circuit shown in Fig. 7.74. Explain why this stage is not a common-gate amplifier. Figure 7.74

7.47. Assuming λ = 0, calculate the voltage gain of the circuit shown in Fig. 7.74. Explain why this stage is not a common-gate amplifier. Figure 7.74

Image text
7.47. Assuming λ = 0 , calculate the voltage gain of the circuit shown in Fig. 7.74. Explain why this stage is not a common-gate amplifier.
Figure 7.74

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The circuit below is a common-source stage followed by a common-gate stage (Why?). (a) Determine the voltage gain vout/vin = (vout/vX)(vX/vin) assuming λ = 0. (b) Simplify the result obtained in (a) if RD1 → ∞. Explain why this result is to be expected. Consider the circuit of Fig. 7.72, where a common-source stage (M1 and RD1) is followed by a common-gate stage (M2 and RD2). (a) Writing vout /vin = (vX/vin)(vout/vX) and assuming λ = 0, compute the overall voltage gain. (b) Simplify the result obtained in (a) if RD1 → ∞. Explain why this result is to be expected. Figure 7.72 17.45. Consider the circuit of Fig. 17.113, where a common-source stage (M1 and RD1) is followed by a common-gate stage (M2 and RD2).
Solution
2 0

7.26. In the circuit of Fig. 7.62, (W/L)1 = 10/0.18 and ID1 = 0.5 mA. a. If λ = 0, determine (W/L)2 such that M1 operates at the edge of saturation. b. Now calculate the voltage gain. c. Explain why this choice of (W/L)2 yields the maximum gain. 7.27. The CS stage of Fig.7.62 must achieve a voltage gain of 5 . a. If (W/L)2 = 2/0.18, compute the required value of (W/L)1. b. What is the maximum allowable bias current if M1 must operate in saturation?
Solution
4 0

For the circuit below, VCC = 20 V, VBE1 = VBE2 = 0.8 V, β = 300, VT = 25 mV, VA = ∞, R1 = 230 kΩ, R2 = 120 kΩ, RC1 = 12 kΩ, RC2 = 6 kΩ, RE1 = 500 Ω, RE2 = 3 kΩ, and RE3 = 4.5 kΩ are given. C∞s are very large coupling/bypass capacitors. a. Find the operating collector currents of T1 and T2. Neglect the base currents and assume α = 1. b. Find the value of RL1 such that the second stage output has symmetric clipping property. Assume VCEsat = 1.5 V. c. What is the voltage gain of the amplifier in dB ? d. Now, assume that the amplifier should drive a load of RL2 = 270 Ω. For this purpose, the circuit on the right is coupled to the node X in the multi-stage amplifier. Explain why this circuit has been preferred. a. Find the value of IDC given that kn,T3 = 30 mA/V2 and λ = 0, such that the voltage gain of the newly-added stage is AV, T3 = 0.9. Assume that T3 operates in the saturation region.
Solution
0 0