Question

Notify Me Bookmark

7 (8 marks) In the circuit of Fig. 7, assume that ISS = 1 mA and (W/L) = 50/0.5 for all the transistors. The circuit is fully symmetric. VDD = 3 V, kn′ = 4kp′ = 400 μA/V2, |VTn,p| = 0.6 V a. Determine the voltage gain with ID5 = ID6 = 0.9(ISS/2). b. Calculate Vb such that ID5 = ID6 = 0.9(ISS/2). c. If ISS requires a minimum voltage of 0. 3 V, what is the maximum differential output swing?

7 (8 marks) In the circuit of Fig. 7, assume that ISS = 1 mA and (W/L) = 50/0.5 for all the transistors. The circuit is fully symmetric. VDD = 3 V, kn′ = 4kp′ = 400 μA/V2, |VTn,p| = 0.6 V a. Determine the voltage gain with ID5 = ID6 = 0.9(ISS/2). b. Calculate Vb such that ID5 = ID6 = 0.9(ISS/2). c. If ISS requires a minimum voltage of 0. 3 V, what is the maximum differential output swing?

Image text
  1. (8 marks) In the circuit of Fig.7, assume that I S S = 1 m A and ( W / L ) = 50 / 0.5 for all the transistors. The circuit is fully symmetric. V D D = 3 V , k n ′ = 4 k p ′ = 400 μ A / V 2 , | V T n , p | = 0.6 V a. Determine the voltage gain with I D 5 = I D 6 = 0.9 ( I S S / 2 ) . b. Calculate V b such that I D 5 = I D 6 = 0.9 ( I S S / 2 ) . c. If I S S requires a minimum voltage of 0.3 V , what is the maximum differential output swing? Fig. 7 (4) I s s

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

In the circuit of figure below, assume that ISS = 1 mA and W/L = 50/0.5 for all the transistors. (a) Determine the voltage gain. (b) Calculate Vb such that ID5 = ID6 = 0.8(ISS/2). (c) If ISS requires a minimum voltage of 0.4 V, what is the maximum differential output swing? VDD = 3 V, μnCox = 134 μA/V2, Vthn = 0.7 V, λn = 0.1 V−1 for L = 0.5 μm μpCox = 38.3 μA/V2, |Vthp| = 0.8 V, λp = 0.2 V−1 for L = 0.5 μm
Solution
0 0

In the circuit shown in figure 3 , assume Iss = 1 mA, and W/L = 50/0.5 for all transistor. The ratio of current through M5 over M3 and M6 over M4 are both 4:1. μncox = 350 μA/V2; μpcox = 100 μA/V2, Vtn = Vtp = 0.8 V. a) Determine the voltage gain (all transistors are in saturation region). b) Calculate Vb such that ID5 = ID = 0.8 (Iss/2). c) If the current source IsS requires a minimum voltage of 0.4 V, what is the maximum differential output swing? Figure 3
Solution
0 0

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0