7 (8 marks) In the circuit of Fig. 7, assume that ISS = 1 mA and (W/L) = 50/0.5 for all the transistors. The circuit is fully symmetric. VDD = 3 V, kn′ = 4kp′ = 400 μA/V2, |VTn,p| = 0.6 V a. Determine the voltage gain with ID5 = ID6 = 0.9(ISS/2). b. Calculate Vb such that ID5 = ID6 = 0.9(ISS/2). c. If ISS requires a minimum voltage of 0. 3 V, what is the maximum differential output swing?

7 (8 marks) In the circuit of Fig. 7, assume that ISS = 1 mA and (W/L) = 50/0.5 for all the transistors. The circuit is fully symmetric. VDD = 3 V, kn′ = 4kp′ = 400 μA/V2, |VTn,p| = 0.6 V a. Determine the voltage gain with ID5 = ID6 = 0.9(ISS/2). b. Calculate Vb such that ID5 = ID6 = 0.9(ISS/2). c. If ISS requires a minimum voltage of 0. 3 V, what is the maximum differential output swing?

Image text
  1. (8 marks) In the circuit of Fig.7, assume that I S S = 1 m A and ( W / L ) = 50 / 0.5 for all the transistors. The circuit is fully symmetric. V D D = 3 V , k n = 4 k p = 400 μ A / V 2 , | V T n , p | = 0.6 V a. Determine the voltage gain with I D 5 = I D 6 = 0.9 ( I S S / 2 ) . b. Calculate V b such that I D 5 = I D 6 = 0.9 ( I S S / 2 ) . c. If I S S requires a minimum voltage of 0.3 V , what is the maximum differential output swing? Fig. 7 (4) I s s

Detailed Answer