Question

Notify Me Bookmark

A 512M-bit DRAM is designed to be used by a microprocessor. The DRAM requires 10ns for each refresh operation and the refresh period of the DRAM is 256µs. The microprocessor issues a refresh cycle every 50ns. Determine the maximum number of rows of the DRAM that can be used by the microprocessor without any refresh issue. (c) Determine the time (in %) spent for the refresh operation using the parameters in Question 2(b).

A 512M-bit DRAM is designed to be used by a microprocessor. The DRAM requires 10ns for each refresh operation and the refresh period of the DRAM is 256µs. The microprocessor issues a refresh cycle every 50ns. Determine the maximum number of rows of the DRAM that can be used by the microprocessor without any refresh issue. (c) Determine the time (in %) spent for the refresh operation using the parameters in Question 2(b).

Image text
A 512M-bit DRAM is designed to be used by a microprocessor. The DRAM requires 10ns for each refresh operation and the refresh period of the DRAM is 256µs. The microprocessor issues a refresh cycle every 50ns. Determine the maximum number of rows of the DRAM that can be used by the microprocessor without any refresh issue. (c) Determine the time (in %) spent for the refresh operation using the parameters in Question 2(b).

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

Given a 64M × 1 DRAM. Each memory cell needs to be refreshed every 50 ms and the refresh time is 40 ns. Determine (i) the number of rows and columns in the memory array configuration, (ii) the refresh period for each row, (iii) the number of refresh cycles which can be accommodated within one refresh period, and (iv) briefly discuss the reason of arranging the memory array in a square.
Solution
0 0

Part 1) The clock in the image above has a pendulum of mass m = 1.19 kg that swings on the end of a rod that is l = 0.590 m long. The angular amplitude of the swing is α = 6.07 (which can be considered small). Assume the rod has a negligible mass. Determine the period of the pendulum in seconds. T = s Part 2) What is the maximum speed that the mass on the end of the pendulum has during its swing? v = m/s Part 3) The clock is powered by a 1.83 kg weight that falls slowly, taking one day to drop by 3.00 m. The falling weight supplies the energy to compensate for the energy lost through friction in the pendulum, ensuring the amplitude stays constant. Suppose that the weight reaches the floor and no-longer supplies energy to the clock. Estimate how long (in seconds) the pendulum will continue to swing (assuming the energy loss is constant with time). Tf = s

Solution
0 0

To improve the performance of the differential amplifier shown in Figure Q1, the biasing current source is replaced by a Widlar current source. The collector resistors are replaced by a current mirror formed by the matched bipolar transistors Qs and Q6, and the bipolar transistors Q1 and Q2 are replaced by the matched field-effect transistors M1 and M2. A single-sided output at the drain terminal of M2 is used. The transistor parameters for the bipolar transistors are: β = 100, VBE (on) = VEB(on) = 0.7 V, and VA = 100 V. The transistor parameters for M1 and M2 are: Kn = 0.15 mA/V2, VT N = 0.8 V, λ = 0.01 V-1 . The improved differential amplifier is shown in Figure Q2. (a) Determine the quiescent voltages and currents of M1 and M2 when v1 = v2 = 0. (4 marks) (b) Design the value of resistor RE such that IQ = 0.1 mA. (2 marks) (c) Determine the maximum and minimum common-mode voltages that can be applied to v1 and v2. (3 marks) (d) Determine the percentage change in IQ when the common-mode voltage applied to v1 and v2 changes from the maximum to the minimum value obtained in part (c). (5 marks) (c) Define vd = v1 - v2, determine the differential-mode voltage gain Ad of the improved differential amplifier.
Solution
0 0