Question

Notify Me Bookmark

(A) Assume the threshold voltages for NMOS and PMOS are Vthn and (−Vthp). Give the expressions of the output voltage for each circuit. (5') (1) (2) (3) (4)

(A) Assume the threshold voltages for NMOS and PMOS are Vthn and (−Vthp). Give the expressions of the output voltage for each circuit. (5') (1) (2) (3) (4)

Image text
(A) Assume the threshold voltages for NMOS and PMOS are V t h n and ( − V t h p ) . Give the expressions of the output voltage for each circuit. (5') (1) (2) (3) (4)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Given the differential amplifier below. All transistors have the minimum gate length of 0.18 μm. The mobility of NMOS and PMOS are 0.065 m2/Vs and 0.025 m2/Vs. The threshold voltages are 0.6 V and −0.6 V. The supply voltage is 1.8 V. The Early voltages for NMOS and PMOS are 80 MV/m and 40 MV/m. The current IsS is set at 1 mA. a. Estimate the specific capacitance of the gate oxide (per m2). b. Add a circuit to generate the bias current Is5 from a reference current c. Which transistors could suffer bulk effect and draw the bulk connections. d. Choose a suitable value for the resistors. e. Choose a suitable bias voltage for the inputs. f. Choose suitable widths for the transistors. g. Derive an expression for the frequency-dependent (differential) gain of the circuit where you take into account the output load capacitance (CL on either side) and the parasitic capacitance parallel to and output resistance of the tail current source. h. Derive an expression for the frequency-dependent CMRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 and M2 are slightly different as well as the resistors RD1 and RD2. i. Derive an expression for the frequency-dependent PSRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 an M2 are slightly different as well as the resistors RD1 and RD2.

Solution
0 0

Assume VDD = 5 V, VTNN = 0.8 V, |VTHP| = 0.8 V, KPn = 46 μA/V2, KPp = 15 μA/V2, the minimum MOS channel length = 2 μm, (1) In a CMOS inverter design, NMOS transistor has a size (W/L) 10 μm/2 μm, calculate the PMOS size to set the switching point or the inverter threshold at around 2.25 V. (2) Calculate the equivalent resistance of NMOS and PMOS transistors in the CMOS inverter you designed. (3) If the total equivalent output capacitance is 100 fF in your CMOS inverter, calculate tpHL and tpLH. (4) What is the dynamic power consumption of your inverter if a 50 MHz clock is feed into your inverter? (Assume the total equivalent output capacitance is 100 fF) (5) If 1×106 of your inverters are integrated on a chip and all inverters are driven by 100 MHz clock, what is the dynamic power consumption of this chip? (Assume the total equivalent output capacitance of each inverter is 100 fF)
Solution
0 0

5. The voltage transfer characteristic (VTC) of a CMOS inverter is shown in Figure 5 . The threshold voltages for the NMOS and PMOS devices are +0.4V and -0.4 respectively. Assume the transistors are well-matched with identical μCox(W/L) values. 5.1. What is the value of Vdd? What is Vee? 5.2. Determine the states of the two FETs (cut-off, linear, or saturation) at points A, B, C, and D on the VTC. Write your answers in the table below. 5.3. Which point(s) on the VTC would produce the lowest static power consumption? 5.4. Place a large dot on the VTC at the point of largest dynamic power consumption.Figure 5 CMOS inverter w voltage transfer curve.
Solution
0 0