Question

Notify Me Bookmark

a) Design the current switch (Emitter-Coupled Pair) shown in the figure below (Find the values of R1 and RC ) for vC1 = −1.4 V and vC2 = −0.8 V, VI = −1.6 V, IEE = 1 mA and VREF = −2.2 V.

a) Design the current switch (Emitter-Coupled Pair) shown in the figure below (Find the values of R1 and RC ) for vC1 = −1.4 V and vC2 = −0.8 V, VI = −1.6 V, IEE = 1 mA and VREF = −2.2 V.

Image text
Q4. (20 points) a) Design the current switch (Emitter-Coupled Pair) shown in the figure below (Find the values of R 1 and R C ) for v C 1 = − 1.4 V and v C 2 = − 0.8 V , V I = − 1.6 V , I E E = 1 m A and V REF = − 2.2 V .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Cascode Stage. Design a Cascode amplifier shown in figure below to achieve a gain of 1600. Assume VDD = 1 V, Vth = 0.3 V, λn = 0.2 V−1, γ = 0, μnCox = 100 μA/V2, I1 = 1 mA, gmro ≫ 1. a) Find bias point (VGS−Vth of transistors) to achieve the target gain such that we achieve maximum swing at Vout. b) Find W/L for each transistor. c) Calculate optimal Vb and VIN DC bias to maximize output swing. What is this maximum/minimum voltage levels at the output? What is the maximum swing? d) Notice you must generate a specific Vb externally to maximize the swing. If a lazy designer decides to connect Vb to VDD instead, what would be the swing in this case? e) To realize the current source load, we will use a PMOS active load. For PMOS, use the same parameters with λp = 0.2 V−1, μpCox = 50 μA/V2. Assume the bias current will remain at 1mA, find the new gain value. What would be the W/L for PMOS if we want to have a VOD(VGS−Vth) of 0.1V for this device. f) Repeat part (e) for a PMOS load with 2L gate length. g) It seems like making the PMOS load very large (large W) is beneficial to reduce VOD and consequently improving the voltage swing. What do you think is the drawback?
Solution
0 0

A differential amplifier circuit is shown in the figure below. In the circuit, VDD = +10 V, the current I provided by the current source is 2 mA and the internal source resistance is RSS = 50 kΩ. The transistor parameters are as follows: - All NMOS: μnCox = 100 μA/ V2, W/L = 10 μm/1.6 μm, Vtn = 0.7V, λnL = 0.10 μm/V - All PMOS: μpCox = 50 μA/V2, W/L = 10μm/1.6μm, Vtp = −0.8 V, λpL = 0.05 μm/V (1) Calculate the DC output voltage VO (ignore the channel length modulation effect of all transistors). (2) Under the differential mode operation (i.e., v1 = 1/2vd, v2 = -1/2vd ), calculate the differential mode small signal voltage gain Ad = vo/vd (include the channel length modulation effect of all transistors). Hint: please pay special attention to the connections of Q3 and Q4 transistors.
Solution
2 0

Consider the CMOS inverter circuit with a capacitor connected at its output as shown below. Here Kn′ = 2 mA/V2 and VTn = 1.5 V, Kp′ = 1 mA/V2 and VTp = −0.5 V, all MOSFETs have L = 1 μm, and remember that K = K′(W/L). For a MOSFET in triode, use the S-R model with RON = 1 /K(|VGS| − |VT| ) (works for both nFET and pFET). a) Design Wp and Wn such that the overall circuit threshold, VTH, occurs at VDD/2 as shown in the graph. Here you can assume that at the threshold point VIN = VOUT = VTH. Use the smallest integer values you can for Wp and Wn, assuming the minimum width allowed is 1 μm. b) When VIN = VDD, draw the equivalent circuit. What is the time constant? c) When VIN = 0, draw the equivalent circuit. What is the time constant? d) Based on your answers from (b) and (c), which transition do you expect to be fastest: when vOUT transitions from VDD to 0 V, or when vOUT transitions from 0 V to VDD ? Why?
Solution
0 0