Question

Notify Me Bookmark

(a) Determine the logic expression for the circuit shown below (b) Find out (W/L) p of the PMOS transistor such that Vout = 0.2 V. Given A = 0 V, B = 2.5 V, both the NMOS has (W/L)N = 1.5 /0.25, μN/μP = 2 and VTHn = |VTHp| = 0.5 V.

(a) Determine the logic expression for the circuit shown below (b) Find out (W/L) p of the PMOS transistor such that Vout = 0.2 V. Given A = 0 V, B = 2.5 V, both the NMOS has (W/L)N = 1.5 /0.25, μN/μP = 2 and VTHn = |VTHp| = 0.5 V.

Image text
(a) Determine the logic expression for the circuit shown below (b) Find out ( W / L ) p of the PMOS transistor such that V out = 0.2 V . Given A = 0 V , B = 2.5 V , both the NMOS has ( W / L ) N = 1.5 / 0.25 , μ N / μ P = 2 and V T H n = | V T H p | = 0.5 V .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0

(i) Design a CMOS logic circuit to implement the function Y = AB + C¯. Find the minimum width for each transistor such that the delay is not worse than the reference inverter. Assume that for the basic inverter n = 2 and p = 4 and that technology used is L = 0.5 μm. ( 8 marks) (ii) Consider the circuit shown below. (a) Express Y as a function of A and B. (b) Redraw the circuit using CMOS Transmission gate switch. (c) Compare the performance of the Transmission Gate switch to the NMOS switch and PMOS switch. (6 marks) (iii) Mark the correct answer in the following. (6 marks)VIH is a) the maximum input voltage level to be considered as High. b) the maximum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the minimum input voltage level to be considered as Low. VIL is a) the maximum input voltage level to be considered as High. b) the minimum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the maximum input voltage level to be considered as Low. The noise margin in the Low state for a logical circuit with VIH = 2.2 V, VIL = 0.4 V, VOH = 4.0 V and VOL = 0.2 V is a) 0.2 V. b) 2.0 V c) 1.8 V. d) 3.6 V.

Solution
0 0

Consider the circuit shown below of a common source amplifier with a current mirror bias. Find the following: a. Find kp and kn. b. Find the drain current of M2 given that Ibias = 2mA and Vout = 2.5V. C. Find the gm and ro, of transistor M1. d. Sketch the small signal model of transistor M3 (Hint: Is there any small signal in any terminal of M3? If yes, then where is it? If no, then what happens to the small signal model?). It is given that the NMOS (M1) parameters are uoCox = 3 mA/V2, VTH,n = 0.5V and lambda = 0.02 and the PMOS (M2 and M3) parameters are uoCox = 1 mA/V2 and VTH,p = -0.6V . The PMOS transistor M3 does not have channel length modulation while PMOS transistor M2 has lambda = 0.02. It is also given that the dimensions of M2 and M3 have equal widths of 5 um and lengths of L2 = 3um and L3 = 1.5um, respectively. M1 has length of L1 = 1um and width of W1 = 2um.

Solution
0 0