Question

Notify Me Bookmark

a) Discuss the advantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. ( 5 pts) b) Discuss the disadvantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. (5 pts) c) In the following transmission gate circuit, mistakes have been made by the designer. Correct the circuit diagram and write the appropriate Boolean expression for F. (10 pts)

a) Discuss the advantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. ( 5 pts) b) Discuss the disadvantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. (5 pts) c) In the following transmission gate circuit, mistakes have been made by the designer. Correct the circuit diagram and write the appropriate Boolean expression for F. (10 pts)

Image text
a) Discuss the advantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. ( 5 pts) b) Discuss the disadvantages transmission gates have over the use of single NMOS and PMOS devices in pass transistor logic. (5pts) c) In the following transmission gate circuit, mistakes have been made by the designer. Correct the circuit diagram and write the appropriate Boolean expression for F. (10pts)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit, (a) Draw a rough voltage transfer curve. (b) Do the transistors in this circuit suffer from body effect? Explain why or why not. (c) Find the expression for VOL and VOH in terms of the circuit and transistor parameters kn’, kp’ and W/L. Assume VT and VDSAT have the same magnitude for both NMOS and PMOS devices. Given that the input Vin swings between GND and VDD. (d) Does this circuit consume static power? Explain why or why not. For the MOSFETs use the following device parameters unless otherwise specified. Kn’ = 120 μA/V2 VTN0 = 0.43 V VDSAT = 0.63 V λn = 0 kp’ = 30 μA/V2 VTP0 = -0.4 V VDSAT = -1.0 V λp = 0 Assume that the bulk terminals of all the NMOS devices are connected to ground. Assume that the bulk terminals of all the PMOS devices are connected to VDD. Assume VTN = 0. 55V VTP = -0. 55V when body effect is a factor.
Solution
0 0

(CMOS Logic Gate Design - 10 points) Recall that CMOS logic gates consist of a pull-down and a pull-up network comprising of NMOS and PMOS transistors, respectively. Moreover, CMOS gates implement inverting logic. Keeping this in mind, design a CMOS gate that implements the following Boolean expressions. Note that you are asked to design just one logic gate implementing the entire Boolean function. Use as few transistors as possible. Make sure to label the input (gate of each transistor) variables accordingly. Furthermore, don’t forget to show where the output of the logic gate is. a) X • Y + Z b) A • B + C • D c) A¯ + B¯ + C¯ d) (A¯ + B¯) • (C¯ + D¯)
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0