Question

Notify Me Bookmark

a. For the following three circuits, the capacitor is initially discharged (VOUT = 0 V), VDD = 1.8 V, both NMOS and PMOS devices have a |VT| = 0.5 V, and C = 2 pF. Find the steady-state VOut value and the energy stored in the capacitor at this voltage. b. For the following three circuits, the capacitor is initially charged (VOuT = 1.8 V), VDD = 1.8 V, both NMOS and PMOS devices have a |VT| = 0.5 V, and C = 2 pF. Find the steady-state Vout value and the energy stored in the capacitor at this voltage.

a. For the following three circuits, the capacitor is initially discharged (VOUT = 0 V), VDD = 1.8 V, both NMOS and PMOS devices have a |VT| = 0.5 V, and C = 2 pF. Find the steady-state VOut value and the energy stored in the capacitor at this voltage. b. For the following three circuits, the capacitor is initially charged (VOuT = 1.8 V), VDD = 1.8 V, both NMOS and PMOS devices have a |VT| = 0.5 V, and C = 2 pF. Find the steady-state Vout value and the energy stored in the capacitor at this voltage.

Image text
a. For the following three circuits, the capacitor is initially discharged ( V OUT = 0 V ) , V D D = 1.8 V , both NMOS and PMOS devices have a | V T | = 0.5 V , and C = 2 p F . Find the steady-state V Out value and the energy stored in the capacitor at this voltage. b. For the following three circuits, the capacitor is initially charged ( V O u T = 1.8 V ) , V D D = 1.8 V , both NMOS and PMOS devices have a | V T | = 0.5 V , and C = 2 p F . Find the steady-state V out value and the energy stored in the capacitor at this voltage.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The circuit shown below shows a PMOS transistor operating as a switch in the ON position. (a) If initially vO= 0 and at t = 0, vI is raised to VDD, what is the final value VoH reached at the output? (b) If initially vO = VDD and at t = 0, vI is lowered to 0 V, what is the final value VOL reached at the output? (c) For the situation in (a), find tPLH for vO to rise from 0 to VDD/2. Let kp = 225 uA/V^2, VDD = 1.8 V, and |Vtp| = 0.5 V and C = 10 pF.
Solution
1 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0