Question

Notify Me Bookmark

A MOS differential amplifier is driven with an input CM level of 1.6 V. If I S S (biasing current source) is 0.5 mA, Vt = 0.5 V, and VDD = 1.8 V, what is the maximum allowable load resistance (RD)? Hint: What is required for the transistors to be in saturation? 3.5 KOhm 2.8 KOhm 1.0 KOhm 7.50 KOhm

A MOS differential amplifier is driven with an input CM level of 1.6 V. If I S S (biasing current source) is 0.5 mA, Vt = 0.5 V, and VDD = 1.8 V, what is the maximum allowable load resistance (RD)? Hint: What is required for the transistors to be in saturation? 3.5 KOhm 2.8 KOhm 1.0 KOhm 7.50 KOhm

Image text
A MOS differential amplifier is driven with an input C M level of 1.6 V . If I S S (biasing current source) is 0.5 m A , V t = 0.5 V , and V D D = 1.8 V , what is the maximum allowable load resistance ( R D ) ? Hint: What is required for the transistors to be in saturation? 3.5 K O h m 2.8 K O h m 1.0 K O h m 7.50 KOhm

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

It is required to bias the MOSFET amplifier shown in Fig. 1 below at point Q for which VOV,Q = 0.2 V and VDS,Q = 1 V. It is required to bias the MOS amplifier of Fig. 7.3 at point Q for which VOV = 0.2 V and VDS = 1 V. Find the required value of RD when VDD = 5 V, Vt = 0.5 V, and kn = 10 mA/V2. Also specify the coordinates of the VTC end point B. What is the small signal voltage gain of this amplifier? Assuming linear operation, what is the maximum allowable negative signal swing at the output? What is the corresponding positive peak input signal?
Solution
0 0

For this problem, neglect capacitances and ro in transistors and use long-channel equations. M1 is operated with Vov = 0.6 V. The amplifier is intended to be used with a source resistance RS = 50 Ω. (a) Calculate (W/L)1 for an input impedance equal to 50 Ω. What is the required ID1? (b) If (W/L)2 = (W/L)3 what is the required value if I bias ? (c) Calculate R for a voltage gain vo/vi = 10 (d) Symbolically, calculate the NF considering the contribution of M1, M2 and R. (e) To reduce noise figure, is it better to use a high or a low overdrive in M2 and M3? Explain why. (f) If |Vov2| = 1 V, calculate (W/L)2, the DC component at vo and F in dB. CMOS process data: VDD = 1.8 V. For NMOS, Vthn = 0.4 V, μn = 400 cm2/Vs, Cox = 9 fF/μm2 and γn = 1. The parameters for PMOS transistors are k′ = μpCox = 90 μA/V2, Vthp = −0.4 V and γp = 0.8.
Solution
0 0