Question

Notify Me Bookmark

A MOSEFT transistor with an ideal current source as the load with I = 2 mA. The source is grounded, VDD = 9 V, Vt = 1 V, k = 0.2 mA/V2, VA = 75 V. If a load resistor of 20 K is connected to the drain through a large capacitor, and the current source is modeled as a 50 K resistor, what is the voltage gain? (include sign)

A MOSEFT transistor with an ideal current source as the load with I = 2 mA. The source is grounded, VDD = 9 V, Vt = 1 V, k = 0.2 mA/V2, VA = 75 V. If a load resistor of 20 K is connected to the drain through a large capacitor, and the current source is modeled as a 50 K resistor, what is the voltage gain? (include sign)

Image text
A MOSEFT transistor with an ideal current source as the load with I = 2 mA. The source is grounded, VDD = 9 V, Vt = 1 V, k = 0.2 mA/V2, VA = 75 V. If a load resistor of 20 K is connected to the drain through a large capacitor, and the current source is modeled as a 50 K resistor, what is the voltage gain? (include sign)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the following circuit, n-MOSFET Q1 works as a common source (CS) amplifier while Q2 and Q3 work as a current mirror. These transistors are identical with Vt = 2 V, kn = μnC0 x(W/L) = 2 mA/V2, VA = 100 V, and VDD = VSS = 5 V. (5%) (a) To make sure the resistance of the current mirror is large enough, we would like to have the output resistance (for Q3)r0 = VA/ID = 100 kΩ. Please find the corresponding Rref . (15%) (b) Followed by (a), if the open-circuit gain ( Aw without Rt ) of the CS amplifier is designed to be Avo = −10. What is RD ? What are the corresponding VD and VS for Q1? (5%) (c) Followed by (b), if now the load RL is connected at the drain with a capacitor CL = 100 nF, what is the minimal RL to operate this circuit at low frequency f(L(dB) < 500 Hz. Figure 3
Solution
0 0

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.
Solution
3 0

In the circuit below, the supply voltage is VDD = 3.3 V, R1 = 120 kΩ, R2 = 60 kΩ, R3 = 30 kΩ, R4 = 10kΩ, CX = CY = CZ = ∞F, and the NMOS transistor has a transconductance parameter k = 4 mA/V2, a threshold voltage Vt = 0.5 V, and a channel-length modulation coefficient λ = 0.5 V-1 . (a) Without including the channel-length modulation, calculate the transistor dc voltages and currents, VG, VS, VD, and ID, and verify the transistor region of operation. (b) Calculate the small-signal transconductance gm and drain-to source resistance ro, sketch the small-signal equivalent circuit, find the small signal midband voltage gain vy/vx, when vx is connected to an ideal voltage source, vy is open-circuited and vz is grounded, and find the small-signal midband voltage gain vz/vx, when vx is connected to an ideal voltage source, vy is grounded and vz is open-circuited.
Solution
0 0