Question

Notify Me Bookmark

a. Someone claims he has implemented a static CMOS gate with the circuit shown. Find the problem with this gate (Hint: Fill out the "truth table" for the gate) b. What is the logic function of this gate? c. By adding just one more transistor to the circuit shown above, fix the problem in a?

a. Someone claims he has implemented a static CMOS gate with the circuit shown. Find the problem with this gate (Hint: Fill out the "truth table" for the gate) b. What is the logic function of this gate? c. By adding just one more transistor to the circuit shown above, fix the problem in a?

Image text
a. Someone claims he has implemented a static CMOS gate with the circuit shown. Find the problem with this gate (Hint: Fill out the "truth table" for the gate) b. What is the logic function of this gate? c. By adding just one more transistor to the circuit shown above, fix the problem in a?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Pass Transistor Logic VDD = 2.5 V(W/L)2 = 1.5 um/0.25 um (W/L)1 = 0.5 um/0.25 um (W/L)ni = 0.5 um/0.25 um kn′ = 115 uA/V2, kp′ = −30 uA/V2 VtN = 0.43 V, VtP = −0.4 V Figure 6.12 Level restoring circuit. Consider the circuit of Figure 6.12 . Assume the inverter switches ideally at VDD/2, neglect body effect, channel length modulation and all parasitic capacitance throughout this problem. a. What is the logic function performed by this circuit? b. Explain why this circuit has non-zero static dissipation. c. Using only just 1 transistor, design a fix so that there will not be any static power dissipation. Explain how you chose the size of the transistor. d. Implement the same circuit using transmission gates. e. Replace the pass-transistor network in Figure 6.12 with a pass transistor network that computes the following function: x = ABC at the node x. Assume you have the true and complementary versions of the three inputs A, B and C.

Solution
0 0

Pass transistor logic (25 pts) Consider the circuit shown in Fig. 1. Assume the inverter has balanced pull-up and pull-down strength. Neglect body effect, short channel effects and parasitic capacitance. VDD = 2.5 V. Assume all transistors in this question have the same size and W = 0.5 um, L = 0.25 um. Use the following parameters. a) (5) What is the logic function implemented by this circuit? b) (5) Identify the input pattern that will cause non-zero static power dissipation (when subthreshold leakage is ignored) for the inverter when inputs A and B are stable. Explain the cause of this static power consumption. c) (8) Compute the static power consumption for the input pattern identified in part b). Ignore subthreshold leakage. c) (7) Show two possible solutions each with 1 additional transistor to avoid static power consumption. Fig. 1

Solution
0 0

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0