Question

Notify Me Bookmark

(a) Using quantitative analysis, derive the voltage gain of differential pair, assuming the circuit to be symmetric and both transistors M1 and M2 are saturated. (b) In the circuit shown in Fig. 2, (W/L)1,4 = 50/0.5 and ISS = 1 mA : Fig. 2 (i) What is the small-signal differential gain? (ii) For Vin, CM = 1.5 V, what is the maximum allowable output voltage swing?

(a) Using quantitative analysis, derive the voltage gain of differential pair, assuming the circuit to be symmetric and both transistors M1 and M2 are saturated. (b) In the circuit shown in Fig. 2, (W/L)1,4 = 50/0.5 and ISS = 1 mA : Fig. 2 (i) What is the small-signal differential gain? (ii) For Vin, CM = 1.5 V, what is the maximum allowable output voltage swing?

Image text
(a) Using quantitative analysis, derive the voltage gain of differential pair, assuming the circuit to be symmetric and both transistors M1 and M2 are saturated. (b) In the circuit shown in Fig. 2, (W/L)1,4 = 50/0.5 and ISS = 1 mA : Fig. 2 (i) What is the small-signal differential gain? (ii) For Vin, CM = 1.5 V, what is the maximum allowable output voltage swing?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

In the circuit shown in figure 3 , assume Iss = 1 mA, and W/L = 50/0.5 for all transistor. The ratio of current through M5 over M3 and M6 over M4 are both 4:1. μncox = 350 μA/V2; μpcox = 100 μA/V2, Vtn = Vtp = 0.8 V. a) Determine the voltage gain (all transistors are in saturation region). b) Calculate Vb such that ID5 = ID = 0.8 (Iss/2). c) If the current source IsS requires a minimum voltage of 0.4 V, what is the maximum differential output swing? Figure 3
Solution
0 0

Circuit diagrams of six different single-stage common-source amplifiers. In the circuits Vdd = 5 V, (W/L)1 = 100, (W/L)2 = 250, Vb = 4 V, Vb1 = 2.5 V, RD = 500 Ω, RS = 500 Ω, Vin = 2 + 0.01 sin⁡(2000πt + 90∘)V Fig. 1. Fig. 2. Fig. 3. (a) Find out the bias points (DC node voltages and branch currents) of the circuits. If any of the transistors are not in the expected region of operation, modify the circuits by changing the aspect ratios of the transistors for the proper functionality. (b) Calculate the small signal gain, input resistance, and output resistance of the circuits. (c) Plot Vin and Vout for 3 ms and neatly label it. (d) Calculate Vout,max and Vout,min, and hence the maximum output voltage swing of the amplifiers. Using this find out what is maximum allowable input voltage swing. By changing the aspect ratios of the transistors, can you obtain the maximum possible voltage swing? (e) Can you increase the gain of the amplifiers by a factor of 2 just by changing the aspect ratios of the transistors? (f) Repeat (a)-(e) assuming the second order effects are present in the transistors.

Solution
0 0