Question

Notify Me Bookmark

An IC with a switching rate of 5 GHz and VDD = 5 V is dissipating 20 W. What will be the power dissipation if we change VDD to 6 V and the switching rate to 1 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05) w

An IC with a switching rate of 5 GHz and VDD = 5 V is dissipating 20 W. What will be the power dissipation if we change VDD to 6 V and the switching rate to 1 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05) w

Image text
An IC with a switching rate of 5 G H z and V D D = 5 V is dissipating 20 W . What will be the power dissipation if we change V D D to 6 V and the switching rate to 1 GHz while keeping the activity factor the same?
P new = number (rtol=0.01, atol=1e-05)
w

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Question 9: cMOS, switching power An IC with a switching rate of 1 GHz and VDD = 5 V is dissipating 40 W. What will be the power dissipation if we change VDD to 3V and the switching rate to 5 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05)
Solution
0 0

This question: Moore’s law predicts that the number of transistors on an integrated circuit doubles every two years. If the microprocessor shown above dissipates 60 watts at VDD = 3 V, then find the value of VDD that will be required for the next-generation microprocessor in 4 years with transistors working at doubled frequency (2 times). Assume the device capacitance remains constant and that we want the power dissipation to remain unchanged at 60 watts. 1.5 V 530 mV 750 mV 1.06 V 864 mV
Solution
0 0

Given VDD = 1.2 V, CL = 100 fF, and fCLK = 1.5 GHz, KN = 100 uA/V2, and VTn = 0.5 V. (Ignore channel length modulation factor) i) Draw the transistor schematic for implementing logic function F = A+BCD using static CMOS gate. ii) Size the transistors for worst-case pull-up and pull-down with respect to the following inverter shown in the figure below. iii) Compute the activity coefficient for both the output transitions (0 to 1 and 1 to 0) using a truth table. iv) Calculate the expected power dissipation. v) For the CMOS base combination circuit design in ii) determine the best case Tp(90% - 10%) using average current model.
Solution
0 0