Question

Notify Me Bookmark

Analyze the FET circuit shown when VDD = 14V, k = 400 uA/V^2, R1 = 10Mohm, R2 = 35Mohm, RD = 4kohm, VT = -1.5 V. What should be the range of the DC source, VDD, be to keep the PMOS in the saturation region?

Analyze the FET circuit shown when VDD = 14V, k = 400 uA/V^2, R1 = 10Mohm, R2 = 35Mohm, RD = 4kohm, VT = -1.5 V. What should be the range of the DC source, VDD, be to keep the PMOS in the saturation region?

Image text
Analyze the FET circuit shown when VDD = 14V, k = 400 uA/V^2, R1 = 10Mohm, R2 = 35Mohm, RD = 4kohm, VT = -1.5 V. What should be the range of the DC source, VDD, be to keep the PMOS in the saturation region?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

(a) Figure Q2(a) shows a differential amplifier with a current source at the bottom. It is given that VDD = VSS = 15 V, ISS = 300 μA, Early effect can be ignored (λ = 0), Kn = 400 μA/V2 and VTN = 1 V. You may assume MOSFET in saturation region. (i) For single ended outputs, draw the half-circuits and derive the algebraic equations for the differential mode and common-mode gains as well as CMRR. [6 Marks] (ii) For the above case of single ended output, what should be the value of Rss to get CMRR = 100? [4 Marks] Figure Q2(a) (b) Figure Q2(b) shows a MOSFET based current mirror. Draw the AC small signal model and derive an equation for output resistance Rout as shown in the figure. You can keep your answer in terms of gm, ro etc but denote the subscript 1,2,3 etc to indicate which transistor. In other words, denote transconductance of M2 by writing gm2 and so on. [6 marks] (c) Draw the diagram of a BJT based Class B push-pull power amplifier and derive the maximum possible power efficiency of this circuit. You may ignore crossover distortion and assume |VCE(sat)| = 0 V. [9 marks]
Solution
0 0

Consider the circuit shown in Figure 2 below, with gm1 = 100 mA/V, gm2 = 20 mA/V, gm3 = 3 mA/V, R1 = 2 kΩ, R2 = 1 kΩ, VDD = 5 V, and all NMOS devices are in saturation. Channel length modulation and the body effect should be ignored for this problem. (And, hopefully, it is obvious that gm1, gm2, and gm3 correspond to the device transconductances of NMOS devices M1, M2, and M3, respectively: if this wasn't obvious, note that the next time you see something like this, I probably won't spell it out for you so explicitly. if at all, so please make a mental note of these kinds of things.) a) Determine the numerical small-signal voltage gain: i) Av = Vout/Vin in units of V/V and ii) |Av| in units of dB. Be sure to indicate whether your numerical answers are positive-valued or negative-valued (numerical answers with ambiguous signs will receive little, if any: credit, partial or otherwise). List your numerical answers in proper engineering notation format with appropriate units, and show your work. b) Determine the numerical small-signal resistance "seen" looking into node Vin. List your numerical answer in proper engineering notation format with appropriate units, and show your work. c) Determine the numerical small-signal resistance "seen" looking into node Vx. List your numerical answer in proper engineering notation format with appropriate units, and show your work. d) Determine the numerical small-signal resistance "seen" looking into node Vy. List your numerical answer in proper engineering notation format with appropriate units, and show your work. e) Determine the numerical small-signal resistance "seen" looking into node Vout. List your numerical answer in proper engineering notation format with appropriate units. and show your work.
Solution
0 0