Question

Notify Me Bookmark

Assuming all of the transistors in the circuits are saturated and λ ≠ 0. (a) Draw the half circuit of differential amplifier (4 pts) and (b) find output impedance (4 pts). (c) Calculate the small-signal differential voltage gain (4 pts). (d) Calculate the small-signal common-mode voltage gain for differential output (4 pts). (e) Calculate the common-mode rejection ratio by using the results from (c) and (d) (4 pts).

Assuming all of the transistors in the circuits are saturated and λ ≠ 0. (a) Draw the half circuit of differential amplifier (4 pts) and (b) find output impedance (4 pts). (c) Calculate the small-signal differential voltage gain (4 pts). (d) Calculate the small-signal common-mode voltage gain for differential output (4 pts). (e) Calculate the common-mode rejection ratio by using the results from (c) and (d) (4 pts).

Image text
  1. [20 pts] Assuming all of the transistors in the circuits are saturated and λ ≠ 0 . (a) Draw the half circuit of differential amplifier (4pts) and (b) find output impedance (4pts). (c) Calculate the small-signal differential voltage gain (4pts). (d) Calculate the small-signal common-mode voltage gain for differential output (4pts). (e) Calculate the common-mode rejection ratio by using the results from (c) and (d) (4pts).

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

We will design a differential-input single-ended-output amplifier using IBM 0.13 μm CMOS process. Below is the amplifier circuit. Follow Cadence tutorial available on elearning, start Cadence software with the IBM 0.13 μm technology file and create the above circuit in the schematic view. Set ISS = 5 μA and VDD = 2.4 V, design (1) W/L ratios of Mb1 and Mb2 such that ID, Mb2 = 10 μA and (2) W/L ratios of M1−M4 such that they all operate in the saturation region with the input common-mode voltage as 1.2 V. a. Check your DC operating points of the circuit by using DC analysis; b. Check region, vdsat, id, gm and rout of M1−M4 by using DC analysis; c. Simulate DC power consumption of the amplifier by finding total current coming from VDD and verify if it is about 36 μW; d. Based on results from (a) and (b), estimate the DC gain vo/vid of the amplifier; e. Construct the amplifier in the unity-gain feedback configuration, perform DC sweep of the input common-mode voltage from 0 to 2.4 V and then plot VO to determine the input common-mode range of the amplifier. Add a load capacitor CL of 1.5 pF at output VO, then perform AC analysis. a. Plot magnitude and phase plots of the voltage gain; b. Verify if DC gain of the amplifier matches the value obtained from your estimated value in 2)(d); c. Verify if the unity-gain frequency matches with your calculated value; d. Verify if the phase shift at the unity-gain frequency is about 90 degree.

Solution
0 0

(10%) Assuming that all the transistors in the circuits of Fig. 4 are saturated. Use λ = γ = 0 for bias purpose and γ = 0, λ ≠ 0 for small signal analysis. Calculate the small-signal differential voltage gain ADM = (Vout1 − Vout2 )/(Vin1 − Vin2 ) of each circuit. (R1 = R2) Derive the expression for ADM in terms of device parameters such as Rx, gmx, and rox. (a) (b) Figure 4
Solution
0 0

Consider the MOSFET differential amplifier shown below, with IO = 2 mA, and RL = 10 kΩ, RSS = 100 kΩ, VDD = +8 V and VSS = −8 V. The NMOS transistors in the circuit are nominally identical, with kn = 2 mA/V2, VTnn = 1.0 V and ro = 100 kΩ. The PMOS transistors in the circuit are nominally identical, with kp = 2 mA/V2, |VTp| = 1.0 V and ro = 100 kΩ. a) First consider the DC bias point. Assuming that the current mirror requires at least IV (across Io source) in order to operate, what are the maximum and minimum common-mode DC input voltages (V1 = V2) over which the differential amplifier can operate with both transistors in saturation mode? b) Consider ac small signal operation for differential input (v1 = +Δv/2 and v2 = −Δv/2) and the indicated output (v0 across RL). Find the overall voltage gain (v0/Δv), including sign. c) Find the input resistance and output resistance corresponding to this mode (output resistance is looking to left from capacitor). d) Next, consider ac small signal operation for common-mode input (v1 = v2 = Δv) and the indicated vo. Find the overall voltage gain ((vo/Δv) corresponding to this mode. e) Find the common-mode rejection ratio (CMRR).
Solution
0 0