Question

Notify Me Bookmark

Assuming an infinite load resistance, calculate the gain of the amplifier below, given that I0 = 1.5 mA, Vcc = 10 V, Vee = −10 V, The early voltages of T1 and T2 are 132 and the early voltages of T3 and T4 are 71 Giving your answer to 2 decimal places Correct Answer: 1,846.70

Assuming an infinite load resistance, calculate the gain of the amplifier below, given that I0 = 1.5 mA, Vcc = 10 V, Vee = −10 V, The early voltages of T1 and T2 are 132 and the early voltages of T3 and T4 are 71 Giving your answer to 2 decimal places Correct Answer: 1,846.70

Image text
Assuming an infinite load resistance, calculate the gain of the amplifier below, given that I 0 = 1.5 m A , V c c = 10 V , Vee = − 10 V , The early voltages of T 1 and T 2 are 132 and the early voltages of T3 and T4 are 71 Giving your answer to 2 decimal places
Correct Answer: 1 , 846.70

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Figure 2 Figure 2 shows an N-MOSFET differential amplifier with passive load. The transistors parameters are VTN = 0.9 V, Kn = 2 mA/V2 and λn = 0. The overall circuit is powered by V+ = 10 V and V− = −10 V, with RD = 16 kΩ and IQ = 1 mA. a) Find the voltages VGS1 and Vo2. b) Calculate the differential gain Ad at vo2. c) If the required gain Ad is 20 V/V, what is the required load RD? Comment on your answer. d) Redesign the diff amp such that VDS2 = VDS2(sat). e) If λn = 0.02 V−1, recalculate Ad using RD found in d ). What is Acm and CMRRdB?

Solution
0 0

For the circuit below, VCC = 20 V, VBE1 = VBE2 = 0.8 V, β = 300, VT = 25 mV, VA = ∞, R1 = 230 kΩ, R2 = 120 kΩ, RC1 = 12 kΩ, RC2 = 6 kΩ, RE1 = 500 Ω, RE2 = 3 kΩ, and RE3 = 4.5 kΩ are given. C∞s are very large coupling/bypass capacitors. a. Find the operating collector currents of T1 and T2. Neglect the base currents and assume α = 1. b. Find the value of RL1 such that the second stage output has symmetric clipping property. Assume VCEsat = 1.5 V. c. What is the voltage gain of the amplifier in dB ? d. Now, assume that the amplifier should drive a load of RL2 = 270 Ω. For this purpose, the circuit on the right is coupled to the node X in the multi-stage amplifier. Explain why this circuit has been preferred. a. Find the value of IDC given that kn,T3 = 30 mA/V2 and λ = 0, such that the voltage gain of the newly-added stage is AV, T3 = 0.9. Assume that T3 operates in the saturation region.
Solution
0 0