Question

Notify Me Bookmark

Assuming full symmetry in the differential amplifier shown in Figure 5, Find the differential gain expression. (Take λ ≠ 0. )

Assuming full symmetry in the differential amplifier shown in Figure 5, Find the differential gain expression. (Take λ ≠ 0. )

Image text
  1. Assuming full symmetry in the differential amplifier shown in Figure 5, Find the differential gain expression. (Take λ ≠ 0 .)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Single stage differential amplifier a) Derive the differential-mode transfer function of the differential amplifier shown in Figure 1. Assuming an ideal Op-Amp. b) Design the differential amplifier for a differential gain of 100(Ad = vout vA−vB = vout vd), making R2 = R4, and R1 = R3. c) Assuming that VCC = VEE = 12 V. Simulate circuit to obtain its gain and bandwidth. Plot the common-mode rejection ratio (CMRR) as a function of frequency. Assume that CMRR is defined as CMRR = Ad Acm and use the LM741 Op-Amp. d) Derive the common mode gain transfer function (Acm = vout vcm) assuming that the feedback resistors are not matched: R2 = R4 + 1%. Repeat the simulation for CMRR and plot it vs frequency. Figure 1. Differential Amplifier
Solution
0 0

9.20 Find the differential half-circuit for the differential amplifier shown in Fig. P9.20 and use it to derive an expression for the differential gain Ad ≡ vod/vid in terms of gm, RD, and Rs. Neglect the Early effect. What is the gain with Rs = 0 ? What is the value of Rs (in terms of 1/gm ) that reduces the gain to half this value? Figure P9.20
Solution
3 0

To improve the performance of the differential amplifier shown in Figure Q1, the biasing current source is replaced by a Widlar current source. The collector resistors are replaced by a current mirror formed by the matched bipolar transistors Qs and Q6, and the bipolar transistors Q1 and Q2 are replaced by the matched field-effect transistors M1 and M2. A single-sided output at the drain terminal of M2 is used. The transistor parameters for the bipolar transistors are: β = 100, VBE (on) = VEB(on) = 0.7 V, and VA = 100 V. The transistor parameters for M1 and M2 are: Kn = 0.15 mA/V2, VT N = 0.8 V, λ = 0.01 V-1 . The improved differential amplifier is shown in Figure Q2. (a) Determine the quiescent voltages and currents of M1 and M2 when v1 = v2 = 0. (4 marks) (b) Design the value of resistor RE such that IQ = 0.1 mA. (2 marks) (c) Determine the maximum and minimum common-mode voltages that can be applied to v1 and v2. (3 marks) (d) Determine the percentage change in IQ when the common-mode voltage applied to v1 and v2 changes from the maximum to the minimum value obtained in part (c). (5 marks) (c) Define vd = v1 - v2, determine the differential-mode voltage gain Ad of the improved differential amplifier.
Solution
0 0