Question

Notify Me Bookmark

b) Circuit below is used for testing a power MOSFET. Testing is done under following conditions: Vdc = 90 V, R = 5 Ω, Von = 0.09 V (Vds voltage drop in on-state), switching frequency fSW = 8 kHz and duty cycle d = 0.65. Calculate the current through the MOSFET when it is on, and the conduction losses. [9 marks] Ids = Number A Pcond = Number W

b) Circuit below is used for testing a power MOSFET. Testing is done under following conditions: Vdc = 90 V, R = 5 Ω, Von = 0.09 V (Vds voltage drop in on-state), switching frequency fSW = 8 kHz and duty cycle d = 0.65. Calculate the current through the MOSFET when it is on, and the conduction losses. [9 marks] Ids = Number A Pcond = Number W

Image text
b) Circuit below is used for testing a power MOSFET. Testing is done under following conditions: V d c = 90 V , R = 5 Ω , V o n = 0.09 V ( V d s voltage drop in on-state), switching frequency f s W = 8 k H z and duty cycle d = 0.65 .
Calculate the current through the MOSFET when it is on, and the conduction losses. [9 marks]
I d s = Number A P cond = Number W

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

10a) (15 Points) In the following circuit, an NMOS transistor is used to switch the current to the LED. Assume the following parameters: Microcontroller: vO = 4.6 V iOH < −5 mA and vOL = 0.4 V, iOL < 8 mA LED: vf = 2.0 V, PLED−max = 200 mW Desired LED current 100 mA Transistor: vT = 1.0 V, RDS(ON) = 0.5 Ω, iD−max = 500 mA a. When the output of the microcontroller is low, what is the operating region of the transistor? b. When the output of the microcontroller is high, what is the operating region of the transistor? c. With the microcontroller output high, and the transistor in the ohmic region, what value of R results in an on-state LED current of 100 mA? d. What standard value of resistor (Table is on page 33 of the text) comes closest to the desired LED current? 10b) Suppose we rearrange the NMOS circuit in problem 10 as shown. Using the same parameters as in the previous problem, answer the following: a. When the output of the microcontroller is low, what is the operating region of the transistor? b. Suppose that when the output of the microcontroller is high, there is 100 mA current through the LED with the same resistor as found in problem 10a. What is the source voltage relative to ground? What is the gate-source voltage? c. Do you expect this arrangement to work for controlling the LED? Explain. 10c) (15 Points) In this problem, the NMOS transistor in problem 10b has been replaced with a PMOS transistor as shown. Assume all the parameters are the same, noting that the gate must be the threshold voltage below the source to get out of cutoff. a. When the output of the microcontroller is high, what is the operating region of the transistor? b. When the output is low, what is the operating region of the transistor? c. Does this arrangement to work for controlling the LED? Explain.10a) (15 Points) In the following circuit, an NMOS transistor is used to switch the current to the LED. Assume the following parameters: Microcontroller: vO = 4.6 V iOH < −5 mA and vOL = 0.4 V, iOL < 8 mA LED: vf = 2.0 V, PLED−max = 200 mW Desired LED current 100 mA Transistor: vT = 1.0 V, RDS(ON) = 0.5 Ω, iD−max = 500 mA a. When the output of the microcontroller is low, what is the operating region of the transistor? b. When the output of the microcontroller is high, what is the operating region of the transistor? c. With the microcontroller output high, and the transistor in the ohmic region, what value of R results in an on-state LED current of 100 mA? d. What standard value of resistor (Table is on page 33 of the text) comes closest to the desired LED current? 10b) Suppose we rearrange the NMOS circuit in problem 10 as shown. Using the same parameters as in the previous problem, answer the following: a. When the output of the microcontroller is low, what is the operating region of the transistor? b. Suppose that when the output of the microcontroller is high, there is 100 mA current through the LED with the same resistor as found in problem 10a. What is the source voltage relative to ground? What is the gate-source voltage? c. Do you expect this arrangement to work for controlling the LED? Explain. 10c) (15 Points) In this problem, the NMOS transistor in problem 10b has been replaced with a PMOS transistor as shown. Assume all the parameters are the same, noting that the gate must be the threshold voltage below the source to get out of cutoff. a. When the output of the microcontroller is high, what is the operating region of the transistor? b. When the output is low, what is the operating region of the transistor? c. Does this arrangement to work for controlling the LED? Explain.10a) (15 Points) In the following circuit, an NMOS transistor is used to switch the current to the LED. Assume the following parameters: Microcontroller: vO = 4.6 V iOH < −5 mA and vOL = 0.4 V, iOL < 8 mA LED: vf = 2.0 V, PLED−max = 200 mW Desired LED current 100 mA Transistor: vT = 1.0 V, RDS(ON) = 0.5 Ω, iD−max = 500 mA a. When the output of the microcontroller is low, what is the operating region of the transistor? b. When the output of the microcontroller is high, what is the operating region of the transistor? c. With the microcontroller output high, and the transistor in the ohmic region, what value of R results in an on-state LED current of 100 mA? d. What standard value of resistor (Table is on page 33 of the text) comes closest to the desired LED current? 10b) Suppose we rearrange the NMOS circuit in problem 10 as shown. Using the same parameters as in the previous problem, answer the following: a. When the output of the microcontroller is low, what is the operating region of the transistor? b. Suppose that when the output of the microcontroller is high, there is 100 mA current through the LED with the same resistor as found in problem 10a. What is the source voltage relative to ground? What is the gate-source voltage? c. Do you expect this arrangement to work for controlling the LED? Explain. 10c) (15 Points) In this problem, the NMOS transistor in problem 10b has been replaced with a PMOS transistor as shown. Assume all the parameters are the same, noting that the gate must be the threshold voltage below the source to get out of cutoff. a. When the output of the microcontroller is high, what is the operating region of the transistor? b. When the output is low, what is the operating region of the transistor? c. Does this arrangement to work for controlling the LED? Explain.
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Consider a DRAM cell that uses an internal capacitor of 20 fF; it is charged to 3.3 V when storing a ' 1 '. In this problem, ignore body effect. (A real transistor like the access transistor here, or pass transistors in switch logic, can turn off before you want it to because of body effect; this one stays on until the 20 fF capacitor is fully charged. ) (6-points) (a) When writing a ' 1 ', how long does it take for the voltage on the capacitor to rise to 95% of its final value? Assume that when it is on, the access transistor in the cell has an average resistance of 6 kΩ; assume that the inverter driving the bit line has an average pull-up resistance of 1 kΩ. Ignore the resistance and capacitance of the bit line itself. (In a real memory, wire parasitics play a big role!)? (b) Suppose that when reading, the bit line is first charged to 3.3 V. The bit line is a large piece of metal, and has a total capacitance of 500 fF. How far does the bit line drop in voltage if a ' 0 ' is read? (Hint: In circuits, you learned that charge on capacitors in parallel redistributes until the voltage is equal; assume enough time is given for the bit line to drop as far as it ever will. )? (c) Suppose that the leakage current from the cell, due to the reverse-biased diode and subthreshold MOSFET currents, is no more than 2 pA. If a signal loss on the capacitor of 0.5 V can be tolerated, how often must the DRAM cell be refreshed to ensure that no data is lost?

Solution
0 0