(b) Plot the VTC of the CMOS inverter using SPICE. (c) Determine the VTC of the inverter for lambda = 0.05 V-1 and 0.1 V-1. (d) Discuss how the noise margins are influenced by non-zero lambda, value. Note that transistors with very short channel lengths (manufactured with sub-micron design rules) tend to have larger
Consider a CMOS inverter, with the following device parameters: nMOS VT0,n = 0.6 V unCox = 60 uA/V2 pMOS VT0,p = -0.8 V upCox = 20 uA/V2 Also: VDD = 3 V (a) Determine the (W/L) ratios of the nMOS and the PMOS transistor such that the switching threshold is Vth = 1.5 V. (b) Plot the VTC of the CMOS inverter using SPICE. (c) Determine the VTC of the inverter for lambda = 0.05 V-1 and 0.1 V-1. (d) Discuss how the noise margins are influenced by non-zero lambda, value. Note that transistors with very short channel lengths (manufactured with sub-micron design rules) tend to have larger a values than long-channel transistors.
Image text
(b) Plot the VTC of the CMOS inverter using SPICE. (c) Determine the VTC of the inverter for lambda = 0.05 V-1 and 0.1 V-1. (d) Discuss how the noise margins are influenced by non-zero lambda, value. Note that transistors with very short channel lengths (manufactured with sub-micron design rules) tend to have larger