Question

Notify Me Bookmark

b) The circuit shown in Figure 3-1 is used in the design of a high frequency oscillator. Assume that all components are ideal and that R1 = R2 = 10 Ω, R3 = R4 = 10 kΩ, C = 10 nF and L = 1 μH. Figure 3-1. Oscillator circuit i) Using the Barkhausen criteria show that this circuit will function as an oscillator. ii) Determine the oscillation frequency.

b) The circuit shown in Figure 3-1 is used in the design of a high frequency oscillator. Assume that all components are ideal and that R1 = R2 = 10 Ω, R3 = R4 = 10 kΩ, C = 10 nF and L = 1 μH. Figure 3-1. Oscillator circuit i) Using the Barkhausen criteria show that this circuit will function as an oscillator. ii) Determine the oscillation frequency.

Image text
b) The circuit shown in Figure 3-1 is used in the design of a high frequency oscillator. Assume that all components are ideal and that R 1 = R 2 = 10 Ω , R 3 = R 4 = 10 k Ω , C = 10 n F and L = 1 μ H . Figure 3-1. Oscillator circuit i) Using the Barkhausen criteria show that this circuit will function as an oscillator. ii) Determine the oscillation frequency.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Figure Q1 shows a common-emitter amplifier. The gain of the transistor Q1 is given by β = 100 , the resistances are given by RS = 500 Ω, RI = 1 MΩ, R2 = 1 MΩ, RC = 10 kΩ, RE = 10 kΩ and RL = 1 kΩ, and the internal capacitances are given by Cμ = 2 pF and Cπ = 20 pF. Assume that the internal resistances rb = 10 Ω, rμ = ∞, ro = ∞ and the external capacitances CS, CE and CL are large. Figure Q1 a) If the supply voltage, VCC, is 12 V, compute the collector current, IC, hybrid- π parameters, gm and rπ for the transistor Ql. [8 Marks] b) Sketch the small-signal equivalent circuit in a form suitable for high frequency analysis. [3 Marks] c) By using Miller's theorem, calculate the internal capacitances C1 and C2. [6 Marks] d) Sketch the small-signal equivalent circuit again which includes the capacitances C1 and C2. [3 Marks] e) Using open-circuit time constant method, calculate the 3 dB upper corner frequency, fH. [5 Marks]
Solution
0 0

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0

Consider the circuit shown in Figure 2 below, with gm1 = 100 mA/V, gm2 = 20 mA/V, gm3 = 3 mA/V, R1 = 2 kΩ, R2 = 1 kΩ, VDD = 5 V, and all NMOS devices are in saturation. Channel length modulation and the body effect should be ignored for this problem. (And, hopefully, it is obvious that gm1, gm2, and gm3 correspond to the device transconductances of NMOS devices M1, M2, and M3, respectively: if this wasn't obvious, note that the next time you see something like this, I probably won't spell it out for you so explicitly. if at all, so please make a mental note of these kinds of things.) a) Determine the numerical small-signal voltage gain: i) Av = Vout/Vin in units of V/V and ii) |Av| in units of dB. Be sure to indicate whether your numerical answers are positive-valued or negative-valued (numerical answers with ambiguous signs will receive little, if any: credit, partial or otherwise). List your numerical answers in proper engineering notation format with appropriate units, and show your work. b) Determine the numerical small-signal resistance "seen" looking into node Vin. List your numerical answer in proper engineering notation format with appropriate units, and show your work. c) Determine the numerical small-signal resistance "seen" looking into node Vx. List your numerical answer in proper engineering notation format with appropriate units, and show your work. d) Determine the numerical small-signal resistance "seen" looking into node Vy. List your numerical answer in proper engineering notation format with appropriate units, and show your work. e) Determine the numerical small-signal resistance "seen" looking into node Vout. List your numerical answer in proper engineering notation format with appropriate units. and show your work.
Solution
0 0