Question

Notify Me Bookmark

Below is a circuit consisting of 2 PMOS and 2 NMOS FETs, labeled 1 through 4. The PMOS has a threshold voltage = -0.1 V. The NMOS has a threshold voltage = +0.1 V. VDD = 2 V. Assume that if a transistor is on, it is saturated (i. e. for that transistor VDS = VGS−VT ). If VA = 0 and VB = 0, what is VGS of FET (1)? Is it on? Justify your answer. [5 points] If VA = 0 and VB = 0, what is VGS of FET (4)? Is it on? Justify your answer. [5 points]

Below is a circuit consisting of 2 PMOS and 2 NMOS FETs, labeled 1 through 4. The PMOS has a threshold voltage = -0.1 V. The NMOS has a threshold voltage = +0.1 V. VDD = 2 V. Assume that if a transistor is on, it is saturated (i. e. for that transistor VDS = VGS−VT ). If VA = 0 and VB = 0, what is VGS of FET (1)? Is it on? Justify your answer. [5 points] If VA = 0 and VB = 0, what is VGS of FET (4)? Is it on? Justify your answer. [5 points]

Image text
Below is a circuit consisting of 2 PMOS and 2 NMOS FETs, labeled 1 through 4. The PMOS has a threshold voltage = − 0.1 V . The NMOS has a threshold voltage = + 0.1 V . V D D = 2 V . Assume that if a transistor is on, it is saturated (i.e. for that transistor V D S = V G S − V T ).
  1. If V A = 0 and V B = 0 , what is V G S of F E T (1)? Is it on? Justify your answer. [5 points]
  2. If V A = 0 and V B = 0 , what is V G S of F E T (4)? Is it on? Justify your answer. [ 5 points]

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Let us consider a NAND logic gate. This circuit implements the boolean function (A.B). The . stands for the AND operation, and the - stands for NOT; combining them, we get NAND! Figure 1: NAND gate transistor-level implementation. Vtn and Vtp are the threshold voltages for the NMOS and PMOS transistors, respectively. Assume that VDD > Vtn, |Vtp| > 0. (a) Label the gate, source, and drain nodes for the NMOS and PMOS transistors (please redraw the circuit). (b) If VA = VDD and VB = VDD, which transistors act like open switches? Which transistors act like closed switches? What is Vout? (c) If VA = 0V and VB = VDD, what is Vout? (d) If VA = VDD and VB = 0V, what is Vout? (e) If VA = 0V and VB = 0V, what is Vout? (f) Write out the truth table for this circuit.

Let us consider a NAND logic gate. This circuit implements the boolean function (A.B). The . stands for the AND operation, and the - stands for NOT; combining them, we get NAND! Figure 1: NAND gate transistor-level implementation. Vtn and Vtp are the threshold voltages for the NMOS and PMOS transistors, respectively. Assume that VDD > Vtn, |Vtp| > 0. (a) Label the gate, source, and drain nodes for the NMOS and PMOS transistors (please redraw the circuit). (b) If VA = VDD and VB = VDD, which transistors act like open switches? Which transistors act like closed switches? What is Vout? (c) If VA = 0V and VB = VDD, what is Vout? (d) If VA = VDD and VB = 0V, what is Vout? (e) If VA = 0V and VB = 0V, what is Vout? (f) Write out the truth table for this circuit.
Solution
1 0

In this amplifier circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage equal to Vt = −1 V and kp = kp′(W/L) = 0.4 mA/V2, and the NMOS transistor has a threshold voltage Vt = 1 V and a kn = kn′(W/L) = 2 mA/V2. It was shown in HW#7 that the DC drain voltage of the PMOS transistor is −0.2 V and the DC source of the NMOS transistor is −2 V. a) Perform the small signal analysis of this circuit and determine the voltage gain: AV = Vo/Vi b) Determine the input and output resistance of this amplifier Rin and Rout . c) Discuss what is the purpose of the part of the circuit between CC2 and CC3 which includes the NMOS transistor in this amplifier design. d) Determine the parameters of a simple voltage amplifier model (discussed in chapter 1) which will represent this amplifier. Note that the parameters of the simple voltage amplifier excludes any series resistance of the external source ( Vi ) (in this case it is zero anyway) and the load resistance (in this case RL = 2 kΩ ). e) Using the simple model from part (c) determine the voltage gain AV = Vo/Vi and see if it agrees with the answer of part (a). VDD
Solution
0 0

A MOS capacitor has an n+ polysilicon gate with EF = EC+0.15 eV in the polysilicon, a 50 nm thick SiO2 gate dielectric with Qss = 0, and a p-type silicon substrate with Na = x.5×1016 /cm3, where x is the last digit of your student number. For silicon at room temperature ni = 1010 /cm3, Nv = 1.8×1019 /cm3, Nc = 3.2×1019 /cm3, and ϵSi = 11.7ϵ0. For SiO2 ϵSiO2 = 3.9ϵ0. a. Find the threshold voltage for this MOS capacitor. b. If the capacitor is made into a MOSFET with L = 2 μm, W = 200 μm, and a channel field effect mobility of 450 cm2/V⋅s, find ID for VGS − VT = 2 V and VDS = 1 V. c. Suppose it is desired to have a depletion mode MOSFET and that any gate oxide thickness is possible, but no other parameters can be changed. What is the most negative threshold voltage that is possible for the MOS capacitor with your substrate doping? d. Suppose it is desired to have a MOSFET with a threshold voltage of +0.5 V and again any gate oxide thickness is possible, but no other parameters can be changed. What oxide thickness will give VT = 0.5 V ? e. Suppose the source, drain, and body of the MOSFET are all grounded and the capacitance-voltage characteristics are measured. Sketch the high and low frequency capacitance-voltage characteristics and label significant features.
Solution
0 0