Calculate the symbolic small signal (VOUT /VIN) gain of the folded-cascode stage shown in Fig. 4 in terms of transistor parameters and the bias current Iss. Assume the current source Iss is ideal and all transistors are in saturation. Neglect body effect. Neglect channel length modulation except doing output impedance calculation; Transistor parameters are limited as those shown in Eq.1 and Eq.2; do not directly use gm and ro. (Hint: Try to draw the small signal model of the circuit to reach a straightforward solution.)
You'll get a detailed, step-by-step and expert verified solution.