Question

Notify Me Bookmark

Calculate the tpLH and tpHL of a CMOS inverter that is driving a 50fF load (ignore all intrinsic capacitances). Assume (W/L) of the nMOS device is 1 and the (W/L) of the pMOS device is 2. Also assume the following parameter values: VDD = 2 V, VTn = 0.7 V, VTp = 0.7 V, un = 560 cm2/VS, up = 220 cm2/VS, ESi = 3.5

Calculate the tpLH and tpHL of a CMOS inverter that is driving a 50fF load (ignore all intrinsic capacitances). Assume (W/L) of the nMOS device is 1 and the (W/L) of the pMOS device is 2. Also assume the following parameter values: VDD = 2 V, VTn = 0.7 V, VTp = 0.7 V, un = 560 cm2/VS, up = 220 cm2/VS, ESi = 3.5

Image text
Calculate the tpLH and tpHL of a CMOS inverter that is driving a 50fF load (ignore all intrinsic capacitances). Assume (W/L) of the nMOS device is 1 and the (W/L) of the pMOS device is 2. Also assume the following parameter values: VDD = 2 V, VTn = 0.7 V, VTp = 0.7 V, un = 560 cm2/VS, up = 220 cm2/VS, ESi = 3.5

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Problem 3: (Short Circuit Power Consumption) For the circuit in Figure 2, assume that the input Vin is a periodic square wave signal (called "clock") of frequency 200 MHz, and has a rising transition time (from 0−100% of VDD ) of 0.2 ns and a falling transition time (from 100−0% of VDD ) of 0.2 ns. For the inverter in the figure, find the short circuit power consumption. Use the procedural hints listed below. Procedural Hints:Calculate the short circuit duration, tsc. Short circuit currents occur when both nMOS and pMOS transistors are simultaneously ON. Use the rise/fall times given. Calculate the peak short circuit currents. For simplicity assume that Ipeak_sc_LH and Ipeak_sc_HL are equal, and calculate the latter only. To calculate Ipeak_sc_HL, , assume that the short circuit current for the H-to-L transition peaks when Vin = VDD/2 and Vout = 9 VDD /10 (this is an arbitrary choice assumed for this problem alone). Now calculate the pMOS transistor current - this will be Ipeak_sc_HL. . Question: Does the nMOS current equal the pMOS current? If not, how do you account for InMOS−IpMO ? Using your results from (1) and (2), calculate the short circuit power dissipation. Note: Assume that VDD = 1.0 Volts, (W/L)p = 3.5 /0.1, and (W/L)n = 2 /0.1. Transistor properties are given by the 90 nm model parameters handout posted on the class web-site. For the current calculation, use the transistor parameters (not the equivalent resistance parameters) and ignore channel length modulation. Assume that there is an 89 fF load on Out.

Solution
0 0

The enhancement-type MOS transistors have the following parameters: VDD = 5 V |VT0| = 1.0 V for both nMOS and pMOS transistor lambda = 0.0 V-1 upCox = 20 uA/V2 unCox = 50 uA/V2 For a CMOS complex gate OAI432 with (W/L)p = 30 and (W/L)n = 40, (a) Calculate the W/L sizes of an equivalent inverter with the weakest pull-down and pull-up. Such an inverter can be used to calculate worst-case pullup and pull-down delays, with proper incorporation of parasitic capacitances at internal nodes into the total load capacitance. In this problem, you are asked to calculate only (W/L)worse-case for both p-channel and n-channel MOSFETs by neglecting the parasitic capacitances.
Solution
1 0

7.12 The enhancement-type MOS transistors have the following parameters: VDD = 5 V VT0 = 1.0 V for both nMOS and pMOS transistor λ = 0.0 V -1 μpCox = 20 μA/V2 μnCox = 50 μA/V2 For a CMOS complex gate OAI432 with (W/L)p = 30 and (W/L)n = 40, (a) Calculate the W/L sizes of an equivalent inverter with the weakest pull-down and pull-up. Such an inverter can be used to calculate worst-case pull-up and pull-down delays, with proper incorporation of parasitic capacitances at internal nodes into the total load capacitance. In this problem, you are asked to calculate only (W/L) worse - case for both p-channel and n-channel MOSFETs by neglecting the parasitic capacitances.

Solution
1 0