Question

Notify Me Bookmark

CMOS inverter circuit is shown in the figure below with the following parameters: The inverter work with a power supply of 4 V, VOL = 0 V, C = 15pF, Vout = V10% ? =0.4 V and Vout = V90% = 3.6. Determine the following: a) The fall time, tfall. b) The propagation delay time tPHL, tPLH and tP. c) The power delay product (PDP).

CMOS inverter circuit is shown in the figure below with the following parameters: The inverter work with a power supply of 4 V, VOL = 0 V, C = 15pF, Vout = V10% ? =0.4 V and Vout = V90% = 3.6. Determine the following: a) The fall time, tfall. b) The propagation delay time tPHL, tPLH and tP. c) The power delay product (PDP).

Image text
CMOS inverter circuit is shown in the figure below with the following parameters: The inverter work with a power supply of 4 V, VOL = 0 V, C = 15pF, Vout = V10% ? =0.4 V and Vout = V90% = 3.6. Determine the following: a) The fall time, tfall. b) The propagation delay time tPHL, tPLH and tP. c) The power delay product (PDP).

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

The inverter circuit shown uses a device X with graphical characteristics consisting of two straight lines (see graph on right): one through the origin and the point (VA, IA), and the other a horizontal line at ix = IA, starting at vx = VA. The MOSFET parameters are: k = 1.6 mA/V2 and Vt = 0.7 V. The supply voltage is VDD = 4 V, and for device X, VA = 0.5 V. Find the value of VOH in V. a) 4.5 b) 3.5 c) 4.0 d) 5.0 e) 3.0 Find the value of VOL in V, when IA = 1 mA. a) 0.233 b) 0.168 c) 0.148 d) 0.195 e) 0.290 In the following three questions, assume that the value of IA is adjusted such that it results in VOL = 0.2 V. Hint: When the output is low, IA = 12 k(2(VOH − Vt)VOL − VOL2) 3. Find the average static power dissipation (in mW ) when the input is low 50% of the time, and high 50% of the time. a) 1.51 b) 1.06 c) 2.05 d) 3.36 e) 2.66 4. Find the value of VM in V (at vI = VM, vO = VM ). a) 1.64 b) 2.00 c) 1.83 d) 1.92 e) 1.74 5. Find the high-to-low propagation delay ( tPHL in ns ) when a 1 pF capacitor is connected between the output of the inverter and ground. Use the average capacitor current method. a) 0.249 b) 0.212 c) 0.185 d) 0.380 e) 0.301

Solution
0 0

(a) State the advantages of the CMOS inverter over the NMOS inverter. (b) Realize the following logic function using NMOS & CMOs logic gates. F = (A+B).(C+D).E (c) For a particular logic family for which the supply voltage is V+, VOL = 0.18 V+. VOH = 0.87 V+, VIL = 0.35 V+, and VIH = 0.55 V+. (i) What are the noise margins (NML and NMH)? (ii) What is the width of transition region? (iii) For a maximum noise margin of 2 V, what value of V + is required (d) If VA = 4 V, find Vout for the NMOS inverter shown in figure 5. (Given VT = 1 V and μnCox = 40 μA/V2) (e) If VA = VB = VC = 4 V, find Vout for the 3 input NAND gate shown in Figure 6. (Given VT = 1 V and μnCox = 40 μA/V2)
Solution
0 0

Consider the shown circuit Part 1: Hand Calculation Assume that VBE(on) = 0.7 V, VBE( sat ) = 0.8 V, VCE( sat ) = 0.1 V, forward βF = 25, reveres βR = 0.1, a) Fill in the table below, what is the logic gate? Vx Vx Qx Qx Q1 Q2 Q Vout 0.1 V 0.1 V 0.1 V 5 V 5 V 0.1 V 5 V 5 V b) Assume a 10k load resistor is connected calculate Vout and the output current if: Vx = Vx = 0.1 V Vx = Vy = 5 V c) Calculate the power drawn from the supply volt-age VCC if: Vx = Vx = 0.1 V Vx = Vx = 5 V Part 2: Simulation Draw the circuit on LTSpice a) Verify the results obtained in part (a) of the hand calculation using DC operating point analysis b) Set Vx = 0 V and use DC sweep analysis varying Vy from 0 to 5 V. Draw the voltage transfer characteristics (VTC) c) Set Vx=0V, and set Vy to be a pulse with the parameters: Vinitial = 0, Von=5, Tdelay = 2 ns, Trise = 1 ns, Tfall = 1 ns, Ton=5ns, and perform transient analysis for 10ns, plot Vy and Vout and measure the delays tpHL and tpLH (measure the delays from the start of the input pulse to the point when Vout reaches VOH or VOL) Notes: Homework submission is through the Moodle platform Submit a single compressed file containing: The hand calculations Screenshot showing the circuit and the simulation results The schematic file (.asc) The netlist file (.net)
Solution
2 0