Question

Notify Me Bookmark

Compute the common-mode rejection ratio of the stages illustrated below and compare the results. For simplicity, neglect channel-length modulation in M1 and M2 but not in other transistors (a) (b)

Compute the common-mode rejection ratio of the stages illustrated below and compare the results. For simplicity, neglect channel-length modulation in M1 and M2 but not in other transistors (a) (b)

Image text
Compute the common-mode rejection ratio of the stages illustrated below and compare the results.
For simplicity, neglect channel-length modulation in M 1 and M 2 but not in other transistors
(a)
(b)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

(a) For the configurations shown below ("diode-connected configuration"), determine the small-signal input resistances Rx and RY. Do not neglect channel-length modulation effect. Also, do not neglect body effect. Note: Small-signal resistance R is defined as v/i in the small-signal model of circuit. (b) Calculate the small-signal gain of the following "Common-Source Amplifiers with Diode-Connected Load" using two methods: 1) replacing transistors with their small signal model 2) replacing the diode-connected Mosfets with their input resistances calculated in (a). (c) What is the benefit of using PMOS diode-connected load over NMOS?
Solution
0 0

9.68. The common-gate stage of Fig. 9.83 employs the current source M3 as the load to achieve a high voltage gain. For simplicity, neglect channel-length modulation in M1. Assuming (W/L)3 = 40/0.18, λn = 0.1 V−1, and λp = 0.2 V−1, design the circuit for a voltage gain of 20, an input impedance of 50 Ω, and a power budget of 13 mW. (You may not need all of the power budget.) Figure 9.83
Solution
0 0

For an NMOS differential pair with a common-mode voltage VCM applied, as shown below. Let VDD = VSS = 1.0 V, kn’ = 0.4 mA/V2, (W/L) = 12.5, Vtn = 0.5 V, I = 0.2 mA, RD = 10 kΩ, and neglect channel-length modulation. (a) Find VOV and VGS for each transistor. (b) For VCM = +0.3 V, find VS, ID1, ID2, VD1, and VD2. (c) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (d) If current source / requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for Vs and hence for VCM ?
Solution
1 0