Question

Notify Me Bookmark

Consider an 1M x 4bit DRAM chip employs a 4-block design with square cell arrays. Determine (i) the number of address lines required for the block decoder, and (ii) the number of address bits for the row and column decoders used for each block.

Consider an 1M x 4bit DRAM chip employs a 4-block design with square cell arrays. Determine (i) the number of address lines required for the block decoder, and (ii) the number of address bits for the row and column decoders used for each block.

Image text
Consider an 1M x 4bit DRAM chip employs a 4-block design with square cell arrays. Determine (i) the number of address lines required for the block decoder, and (ii) the number of address bits for the row and column decoders used for each block.

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Given a 64M × 1 DRAM. Each memory cell needs to be refreshed every 50 ms and the refresh time is 40 ns. Determine (i) the number of rows and columns in the memory array configuration, (ii) the refresh period for each row, (iii) the number of refresh cycles which can be accommodated within one refresh period, and (iv) briefly discuss the reason of arranging the memory array in a square.
Solution
0 0

A 512M-bit DRAM is designed to be used by a microprocessor. The DRAM requires 10ns for each refresh operation and the refresh period of the DRAM is 256µs. The microprocessor issues a refresh cycle every 50ns. Determine the maximum number of rows of the DRAM that can be used by the microprocessor without any refresh issue. (c) Determine the time (in %) spent for the refresh operation using the parameters in Question 2(b).
Solution
1 0

A 1 T-DRAM cell is given below where the cell node capacitance (Cs) is equal to 30 fF. The diffusion capacitance of the transistors in each cell is 0.5 fF (Cd). The metal resistance and the capacitance of the bit line are negligible. For the DRAM storing capacitance, only consider Cs. (50 pts) Vdd = 1 Vtn = 0.4 Vγ = 0 a) What is the change in bit line voltage during read-1 operation when there are N number of cells (columns) attached to the bit line? (15 pts) b) What is the maximum number of cells per bit line we can have if the bit line voltage swing during the read operation has to be at least 50 mV ? (3 pts) c) Why is the capacitor Cs connected to 0.5 Vdd and not 0 or Vdd ? ( 2 pts ) d) Assume that we have a 2 T-DRAM cell as below with 2 identical transistors. Separate signals are provided for read (RS¯) and write (WS) word lines. The bit line is pre-charged to Vdd/2 prior to read operation. Explain the operation of the memory (read0-1 and write0-1) with the values of each signal in the design. You need to explain the signals (parametric) properly to get the required points. (30 pts)

Solution
0 0