Question

Notify Me Bookmark

Consider an inverter whose input in connected to a clock source with variable input frequency. Suppose you have measured the total power dissipated by the inverter and plotted it as a function of the frequency of the clock source (shown below). You also know that the switching time over which short circuit current flows is 1 ps and the peak short circuit current is 10 uA. From this information, determine the total capacitance at the output of the inverter (CL) and the leakage current of the inverter. Assume VDD = 1 V.

Consider an inverter whose input in connected to a clock source with variable input frequency. Suppose you have measured the total power dissipated by the inverter and plotted it as a function of the frequency of the clock source (shown below). You also know that the switching time over which short circuit current flows is 1 ps and the peak short circuit current is 10 uA. From this information, determine the total capacitance at the output of the inverter (CL) and the leakage current of the inverter. Assume VDD = 1 V.

Image text
Consider an inverter whose input in connected to a clock source with variable input frequency. Suppose you have measured the total power dissipated by the inverter and plotted it as a function of the frequency of the clock source (shown below). You also know that the switching time over which short circuit current flows is 1 ps and the peak short circuit current is 10 u A . From this information, determine the total capacitance at the output of the inverter ( C L ) and the leakage current of the inverter. Assume V D D = 1 V .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Problem 3: (Short Circuit Power Consumption) For the circuit in Figure 2, assume that the input Vin is a periodic square wave signal (called "clock") of frequency 200 MHz, and has a rising transition time (from 0−100% of VDD ) of 0.2 ns and a falling transition time (from 100−0% of VDD ) of 0.2 ns. For the inverter in the figure, find the short circuit power consumption. Use the procedural hints listed below. Procedural Hints:Calculate the short circuit duration, tsc. Short circuit currents occur when both nMOS and pMOS transistors are simultaneously ON. Use the rise/fall times given. Calculate the peak short circuit currents. For simplicity assume that Ipeak_sc_LH and Ipeak_sc_HL are equal, and calculate the latter only. To calculate Ipeak_sc_HL, , assume that the short circuit current for the H-to-L transition peaks when Vin = VDD/2 and Vout = 9 VDD /10 (this is an arbitrary choice assumed for this problem alone). Now calculate the pMOS transistor current - this will be Ipeak_sc_HL. . Question: Does the nMOS current equal the pMOS current? If not, how do you account for InMOS−IpMO ? Using your results from (1) and (2), calculate the short circuit power dissipation. Note: Assume that VDD = 1.0 Volts, (W/L)p = 3.5 /0.1, and (W/L)n = 2 /0.1. Transistor properties are given by the 90 nm model parameters handout posted on the class web-site. For the current calculation, use the transistor parameters (not the equivalent resistance parameters) and ignore channel length modulation. Assume that there is an 89 fF load on Out.

Solution
0 0

(b) In the inverter chain given by Figure 4, there are several "ghost" inverters S2' and S3' are "copying" the behaviors of inverters S2 and S3, respectively. Assume that CL1 = 108Cg,1, CL2 = 18Cg,1. (1) Determine the size of the inverters in the circuit such that the delay between node OUT and IN are minimized. (2) Determine the size of the inverters in the circuit such that the delay between node OUT and IN are minimized. Assume that VDD = 3 V, Cg,1 = 1 fF, INPUT is connected to a clock signal generator with frequency f = 1 GHz, switching between 0 V and 3 V. Assume that each stage of the Inverter chain could successfully react to the INPUT, which means tpHL+tpLH < 1 f. Determine the total power dissipated by the minimized inverter chain. Figure 4: Inverter Chain for Problem 2-b(b) In the inverter chain given by Figure 4, there are several "ghost" inverters S2' and S3' are "copying" the behaviors of inverters S2 and S3, respectively. Assume that CL1 = 108Cg,1, CL2 = 18Cg,1. (1) Determine the size of the inverters in the circuit such that the delay between node OUT and IN are minimized. (2) Determine the size of the inverters in the circuit such that the delay between node OUT and IN are minimized. Assume that VDD = 3 V, Cg,1 = 1 fF, INPUT is connected to a clock signal generator with frequency f = 1 GHz, switching between 0 V and 3 V. Assume that each stage of the Inverter chain could successfully react to the INPUT, which means tpHL+tpLH < 1 f. Determine the total power dissipated by the minimized inverter chain. Figure 4: Inverter Chain for Problem 2-b
Solution
0 0

Charge sharing is an important problem in dynamic circuits. Switching exposes a fixed amount of charge to a different capacitive environment. This results in node voltage change. After pre-charge stage, the output node voltage of the dynamic logic circuit in Figure 1 will be equal to VDD. During the evaluate phase, assume A = 1 and B=0. Output node will not connect to ground but the total charge on the output node (Q = C.V) will be shared by parasitic capacitance (C1) and the load capacitance (CL). So that the output voltage will drop and be equal to M1 source voltage. a. The circuit is Figure 1 is pre-charged with VDD = 3V. During evaluation stage, M1 turns on and M2 is off (A=1 and B=0). CL = 250fF, C1 = 125fF and Vt0,n=0.55V. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? b. Repeat question a for C1 = 40fF. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? If not, what is the value of the output voltage at this scenario? c. With A = 1 and B = 0, the output of the circuit in Fig 1 should be logic high. However, you have seen that logic high does not mean VDD for this example. Output voltage depends on the parasitic capacitance at the source node of M2. For a dynamic 2 input NAND gate, what is the maximum value that the Figure 1 output voltage can reach when A= 1 and B = 0?

Solution
0 0