Question

Notify Me Bookmark

Consider an SRAM with 2 K words of 32 bits each. a) How many address bits are needed to address these words? (Reminder 1024 = 210, 4096 = 212, 16, 384 = 214, 65, 536 = 216.) b) Assuming that the central memory array has the same number of rows as it has columns, how many rows are there? c) How many words are stored in each row? d) How many of the address bits are used by the row decoder? e) How many are used by the column decoder?

Consider an SRAM with 2 K words of 32 bits each. a) How many address bits are needed to address these words? (Reminder 1024 = 210, 4096 = 212, 16, 384 = 214, 65, 536 = 216.) b) Assuming that the central memory array has the same number of rows as it has columns, how many rows are there? c) How many words are stored in each row? d) How many of the address bits are used by the row decoder? e) How many are used by the column decoder?

Image text
Consider an SRAM with 2 K words of 32 bits each. a) How many address bits are needed to address these words? (Reminder 1024 = 2 10 , 4096 = 2 12 , 16 , 384 = 2 14 , 65 , 536 = 2 16 .) b) Assuming that the central memory array has the same number of rows as it has columns, how many rows are there? c) How many words are stored in each row? d) How many of the address bits are used by the row decoder? e) How many are used by the column decoder?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Figure -2 shows a block of SRAM memory that can be used to implement a memory of 8 words with 8-bits/word. An embedded SRAM, of 2048 8-bit words is built in a square configuration using multiple instances of the SRAM block in the figure. Because of the square configuration, multiplexers are used in the column decode circuitry to address each word. How many select lines are needed for this multiplexer in the column decode circuitry? Figure - 2
Solution
0 0

You have the A x B SRAM chip. Calculate the following: (a) The required address bus lines and input/output data bus lines in this SRAM chip. (b) The total number of bits stored in this SRAM chip. (c) The SRAM chip with A×B has one chip-select input (CE#), two control signals for read-memory operation (OE#) and write-memory operation (WE#). This chip operates from a 3.3 V power supply. How many pins are needed for this integrated circuit package? (d) Draw a block diagram and label all input/output terminals in this SRAM chip. (e) Using the SRAM chip with A×B, and an inverter, build the memory unit with 2 A×B.

Solution
0 0

a) (4 Points) What is the size of the memory array? (How many different words are stored in the memory array? What is the word size constructed from the four 32×4 SRAM devices?) b) (5 Points) What is the address space for each of the four 32×4 b SRAM devices? (What are the starting and ending addresses for each of the 32×4 b SRAM devices?)
Solution
0 0