Question

Notify Me Bookmark

Consider the active-loaded MOS differential amplifier of Fig. 1 operates with a bias current I of 100uA. The NMOS transistors are operated at Vov = 0.2 V and the PMOS devices at |Vov| = 0.3 V. The Early voltages are 20 V for the NMOS and 12 V for the PMOS transistors. Find Gm, RO, and Ad. For what value of load resistance is the gain reduced by a factor of 2? Figure. 1

Consider the active-loaded MOS differential amplifier of Fig. 1 operates with a bias current I of 100uA. The NMOS transistors are operated at Vov = 0.2 V and the PMOS devices at |Vov| = 0.3 V. The Early voltages are 20 V for the NMOS and 12 V for the PMOS transistors. Find Gm, RO, and Ad. For what value of load resistance is the gain reduced by a factor of 2? Figure. 1

Image text
  1. Consider the active-loaded MOS differential amplifier of Fig. 1 operates with a bias current I of 100uA. The NMOS transistors are operated at V O V = 0.2 V and the PMOS devices at | V o v | = 0.3 V . The Early voltages are 20 V for the NMOS and 12 V for the PMOS transistors. Find G m , R O , and A d . For what value of load resistance is the gain reduced by a factor of 2 ? Figure. 1

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

Given the differential amplifier below. All transistors have the minimum gate length of 0.18 μm. The mobility of NMOS and PMOS are 0.065 m2/Vs and 0.025 m2/Vs. The threshold voltages are 0.6 V and −0.6 V. The supply voltage is 1.8 V. The Early voltages for NMOS and PMOS are 80 MV/m and 40 MV/m. The current IsS is set at 1 mA. a. Estimate the specific capacitance of the gate oxide (per m2). b. Add a circuit to generate the bias current Is5 from a reference current c. Which transistors could suffer bulk effect and draw the bulk connections. d. Choose a suitable value for the resistors. e. Choose a suitable bias voltage for the inputs. f. Choose suitable widths for the transistors. g. Derive an expression for the frequency-dependent (differential) gain of the circuit where you take into account the output load capacitance (CL on either side) and the parasitic capacitance parallel to and output resistance of the tail current source. h. Derive an expression for the frequency-dependent CMRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 and M2 are slightly different as well as the resistors RD1 and RD2. i. Derive an expression for the frequency-dependent PSRR of your circuit taking into account the same parasitic capacitors and where you assume the transconductances from M1 an M2 are slightly different as well as the resistors RD1 and RD2.

Solution
0 0

A 0.13 μm CMOS fabrication process is specified to have μnCox = 511 μA/V2, μpCox = 128 μA/V2, Vtn = −Vtp = 0.4 V, VAn′ = 5 V/μm, and |VAp′| = 6 V/μm are the Early voltages (connected to channel length modulation, rO = VA/ID). Consider an n-channel device and a p-channel device fabricated in this process with equal channel lengths L = 0.26 μm and with equal widths W = 2.6 μm. (a) If both the NMOS and PMOS transistors specified above are operated at |VOV| = 0.2 V, find the current ID, the voltage VGS, the transconductance gm, and the output resistance ro of each device. Also specify the range of the voltage across the device for operation in the saturation mode to be obtained. (b) If while keeping |Vov| and L unchanged the PMOS device is to have an equal transconductance to that of the NMOS transistor, what device parameter must be changed and to what value? Also, find the new values of ID and ro of the modified PMOS transistor.
Solution
2 0

Estimate the value of the DC voltage gain (a low frequency AC voltage gain) for the CG stage in Figure 5. The PMOSFET gate length was 1.5 um. The NMOSFET gate length was a half of that for the PMOS device. The NMOSFET aspect ratio was selected to operate the transistors in the saturation region. The NMOSFET gate voltage was found to be 0.8 V. The DC bias current was not given. Assume the NMOS and PMOS devices have the standard process parameters: threshold voltages Vtn = 0.7 V and Vtp = −0.9 V, and the Early voltage parameters Va'n = 20 V/um and Va'p = 10 V/um, respectively. Your Answer: Answer Hide hint for Question 14 The drain current (both DC and AC components) passes through "Rin" into the source terminal and leaves the drain terminal into the PMOSFET which differential resistance rop represents Rload. The output voltage Vout is taken across Rload. The input voltage Vsig is applied across Rin. The voltage gain of the stage Vout/Vin can be found with the ratio Rload/Rin.

Solution
0 0