Question

Notify Me Bookmark

Consider the amplifier below, VDD = 3.3V, ISS1 = ISS2 = 40μA, the size of all transistors are 20, and the minimum voltage to keep each of Iss1 and ISS2 function as a current source is 0.4V. Ignore bulk effect. (a) (10 points) What is the input common mode range to keep all transistors saturated? (b) (10 points) What is the low frequency differential voltage gain? (c) (10 points) What is the CMRR?

Consider the amplifier below, VDD = 3.3V, ISS1 = ISS2 = 40μA, the size of all transistors are 20, and the minimum voltage to keep each of Iss1 and ISS2 function as a current source is 0.4V. Ignore bulk effect. (a) (10 points) What is the input common mode range to keep all transistors saturated? (b) (10 points) What is the low frequency differential voltage gain? (c) (10 points) What is the CMRR?

Image text
Consider the amplifier below, V D D = 3.3 V , I S S 1 = I S S 2 = 40 μ A , the size of all transistors are 20 , and the minimum voltage to keep each of I s s 1 and ISS2 function as a current source is 0.4 V . Ignore bulk effect. (a) (10 points) What is the input common mode range to keep all transistors saturated? (b) (10 points) What is the low frequency differential voltage gain? (c) (10 points) What is the CMRR?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

For an NMOS differential pair with a common-mode voltage VCM applied, as shown in Fig. 9.2, let VDD = VSS = 1.0 V, kn' = 0.4 mA/V^2, (W/L) 1,2 = 10, Vtn = 0.4 V, I = 0.16 mA, RD = 5kohm, and neglect channel-length modulation. (a) Find VOV and V GS for each transistor. (b) For V CM =0, find VS, ID1, ID2, VD1, VD2, and VO. (c) Repeat (b) for VCM = +0.4 V. (d) Repeat (b) for VCM = -0.1 V (e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? (f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for VS and hence for VCM (g) What is the input common-mode range?
Solution
7 0

Figure 1 shows a folded-current mirror differential amplifier implemented in 18 nm finFET technology. Assume VDD = 1 V, Iref = 25 µA, nfinp = 150 for the pMOS, and nfinn = 100 for the nMOS transistors. a) Find the maximum input common-mode voltage, VIC(max), and the minimum input common-mode voltage, Vic(min). Assume all transistors are in saturation. b) What is the input common-mode voltage range, ICMR? c) Find the small-signal differential voltage gain, Avd = Vout/ (Vin+ - Vin-). d) If a 10pF capacitor is connected between the output and ground, what is the -3 dB frequency of Avd(jω) in Hz ? Neglect any device parasitic capacitance.
Solution
0 0