Question

Notify Me Bookmark

Consider the amplifier shown below. Draw the full small signal schematic, and use this to derive expressions for the total midband gain (vout/vsig), the input resistance (Rin), and the output resistance (Rout). Make your functions expressions of gm when necessary, you do not need to calculate bias points! Assume that the transistor operates in the saturation region. You may ignore the output resistance (ro) of the transistor.

Consider the amplifier shown below. Draw the full small signal schematic, and use this to derive expressions for the total midband gain (vout/vsig), the input resistance (Rin), and the output resistance (Rout). Make your functions expressions of gm when necessary, you do not need to calculate bias points! Assume that the transistor operates in the saturation region. You may ignore the output resistance (ro) of the transistor.

Image text
Consider the amplifier shown below. Draw the full small signal schematic, and use this to derive expressions for the total midband gain ( v out / v sig ), the input resistance ( R in ) , and the output resistance ( R out ). Make your functions expressions of g m when necessary, you do not need to calculate bias points! Assume that the transistor operates in the saturation region. You may ignore the output resistance ( r o ) of the transistor.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

(a) Figure Q2(a) shows a differential amplifier with a current source at the bottom. It is given that VDD = VSS = 15 V, ISS = 300 μA, Early effect can be ignored (λ = 0), Kn = 400 μA/V2 and VTN = 1 V. You may assume MOSFET in saturation region. (i) For single ended outputs, draw the half-circuits and derive the algebraic equations for the differential mode and common-mode gains as well as CMRR. [6 Marks] (ii) For the above case of single ended output, what should be the value of Rss to get CMRR = 100? [4 Marks] Figure Q2(a) (b) Figure Q2(b) shows a MOSFET based current mirror. Draw the AC small signal model and derive an equation for output resistance Rout as shown in the figure. You can keep your answer in terms of gm, ro etc but denote the subscript 1,2,3 etc to indicate which transistor. In other words, denote transconductance of M2 by writing gm2 and so on. [6 marks] (c) Draw the diagram of a BJT based Class B push-pull power amplifier and derive the maximum possible power efficiency of this circuit. You may ignore crossover distortion and assume |VCE(sat)| = 0 V. [9 marks]
Solution
0 0

Consider MOSFET-based current source circuits shown below. Assume that the n-type MOSFET transistors follow the long-channel model with μnCox = 100 μA/V2 and Vth,n = 0.5 V. All the transistors have a fixed channel length L = 0.25 μm. The bias voltage VB1 is at 0.8 V. Assume that all transistors have no back-bias effect. (1) (2) (a) For a basic current source in Fig. (1), size the NMOS transistor M1's width ( = W1) so that it conducts a current of 1 mA when it operates in saturation region. You may assume λn = 0. (b) What is the minimum value of Vout for this circuit that keeps M1 in saturation region? (c) For a cascode current source in Fig. (2), assume that the transistor M2 has the same width with M1 you determined from part (a). Determine the value of VB2 that yields the lowest minimum VOUT keeping both M1 and M2 in saturation regions. (d) Now, let's assume that the transistors M1 and M2 have a finite output resistance with λn = 0.1 V−1. Compute the value of the output resistance (Rout) of this cascode current source when M1 and M2 are in the saturation region. (Hint: Calculate the output impedance in a small signal equivalent circuit.)
Solution
0 0

1. (18 points total) In the circuit shown below, the PMOS transistor has Vtp = −0.8 V, VA = −28 V, and operates with VD = 3 V. Note the 22 MΩ gate resistor, which is another way to bias a CS stage, used here in addition to the current source. You may assume that any channel length modulation does not appreciably affect the DC biasing. (a) Draw the small-signal equivalent circuit for this transistor amplifier. Be sure to label the input and output voltages as well as the source, gate and drain locations on the schematic. Calculate all parameters/component values used in your equivalent circuit that were not given in the problem. (6 points) (b) What is the input resistance of the amplifier? What is the output resistance? (6 points) (c) What is the voltage gain Av = vo/vi? How much does your calculation change if you assume RG → ∞? (6 points)
Solution
0 0