Question

Notify Me Bookmark

Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output Y are initially pre-charged to Vdd. Identify the logic states of the inputs for the worst-case (highest) output fall time, and use Elmore delay method to calculate the output fall time

Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output Y are initially pre-charged to Vdd. Identify the logic states of the inputs for the worst-case (highest) output fall time, and use Elmore delay method to calculate the output fall time

Image text
Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output Y are initially pre-charged to Vdd. Identify the logic states of the inputs for the worst-case (highest) output fall time, and use Elmore delay method to calculate the output fall time

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0

In the pass-transistor circuit shown below, all the NMOS transistors have a threshold voltage of 0.5 V and the body effect is ignored. The parasitic capacitances at nodes x, y and Out are all 20 fF. (a) When In = 0 V, find the voltages at nodes x, y and Out respectively. (b) When In = 2.5 V, find the voltages at nodes x, y and Out respectively. (c) Assume that the resistances of transistors M1, M2 and M3 are 8 kΩ, 15 kΩ and 8 kΩ respectively when they are turned on. When In changes from 2.5 V to 0 V, find the Elmore delay from In to Out. (d) Draw a pass-transistor-based 2-input XOR gate with no more than 6 transistors. Complementary inputs, if needed, must be generated within the circuit.

Solution
0 0

Pass transistor logic (25 pts) Consider the circuit shown in Fig. 1. Assume the inverter has balanced pull-up and pull-down strength. Neglect body effect, short channel effects and parasitic capacitance. VDD = 2.5 V. Assume all transistors in this question have the same size and W = 0.5 um, L = 0.25 um. Use the following parameters. a) (5) What is the logic function implemented by this circuit? b) (5) Identify the input pattern that will cause non-zero static power dissipation (when subthreshold leakage is ignored) for the inverter when inputs A and B are stable. Explain the cause of this static power consumption. c) (8) Compute the static power consumption for the input pattern identified in part b). Ignore subthreshold leakage. c) (7) Show two possible solutions each with 1 additional transistor to avoid static power consumption. Fig. 1

Solution
0 0