Consider the CMOS inverter designed in Problem 5.9 above, with λ = 0.1 V-1. Now consider a cascade connection of four identical inverters, as shown below. (a) If the input voltage is Vin = 1.55 V, find Vout1, vout2, vout3 and vout4 (Note that this requires solving KCL equations for each subsequent stage, using the nonzero a value). (b) How many stages are necessary to restore a true logic output level? (c) Verify your result with SPICE simulation.

Consider the CMOS inverter designed in Problem 5.9 above, with λ = 0.1 V-1. Now consider a cascade connection of four identical inverters, as shown below.
 (a) If the input voltage is Vin = 1.55 V, find Vout1, vout2, vout3 and vout4 (Note that this requires solving KCL equations for each subsequent stage, using the nonzero a value). 
(b) How many stages are necessary to restore a true logic output level?
(c) Verify your result with SPICE simulation.

Image text
Consider the CMOS inverter designed in Problem 5.9 above, with lambda = 0.1 V-1. Now consider a cascade connection of four identical inverters, as shown below. (a) If the input voltage is Vin = 1.55 V, find Vout1, vout2, vout3 and vout4 (Note that this requires solving KCL equations for each subsequent stage, using the nonzero a value). (b) How many stages are necessary to restore a true logic output level? (c) Verify your result with SPICE simulation.

Detailed Answer

Answer