Question

Notify Me Bookmark

(a) Calculate the small - signal voltage gain of the circuit below. (b) Pspice simulation: Take VDD = 5V, RL = 10kΩ. Plot Vout Vs. Vin from 1V to 3V. Calculate the voltage gain. (Use provided NMOS and PMOS model) (c) In - lab: Take VDD = 5 V, RL = 10kΩ., build the current mirror, plot Vout vs. time at Vin = 1 V, 1.5 V, 2 V and 2.5 V. Use these Vout data you got in lab, plot Vout vs. Vin curve on your own.

(a) Calculate the small - signal voltage gain of the circuit below. (b) Pspice simulation: Take VDD = 5V, RL = 10kΩ. Plot Vout Vs. Vin from 1V to 3V. Calculate the voltage gain. (Use provided NMOS and PMOS model) (c) In - lab: Take VDD = 5 V, RL = 10kΩ., build the current mirror, plot Vout vs. time at Vin = 1 V, 1.5 V, 2 V and 2.5 V. Use these Vout data you got in lab, plot Vout vs. Vin curve on your own.

Image text
(a) Calculate the small - signal voltage gain of the circuit below. (b) Pspice simulation: Take VDD = 5V, RL = 10kΩ. Plot Vout Vs. Vin from 1V to 3V. Calculate the voltage gain. (Use provided NMOS and PMOS model) (c) In - lab: Take VDD = 5 V, RL = 10kΩ., build the current mirror, plot Vout vs. time at Vin = 1 V, 1.5 V, 2 V and 2.5 V. Use these Vout data you got in lab, plot Vout vs. Vin curve on your own.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

In the circuit shown in Fig. 2 below, Rth = 1 kΩ, RL = 20 kΩ, VDD = VSS = 2 V and IS = 1 mA. The n-channel MOS transistor has VTN = 0.5 V, Kn = 500 μV/A2 and λ → 0. (a) Identify this circuit as a common-source, common-drain, or common-gate amplifier. (b) Draw a DC equivalent circuit of the amplifier. (c) Calculate the gm of the transistor. (d) Draw an AC equivalent of the circuit. Replace the transistor with its small-signal equivalent. (e) Find the overall small-signal voltage gain (vo/vi) of the amplifier. (f) Will the gain (vo/vi) of this amplifier be affected by Rth of the signal source? Why? (g) Find the output resistance of the amplifier seen from RL.
Solution
0 0

Consider the circuit configuration shown below, which is commonly used for measuring n-channel MOSFET parameters. The transistor's length and width are 1 μm. The accompanying graph plots the transistor's square root of drain current vs. gate voltage, VG. a) Estimate the threshold voltage of the n-channel MOSFET. b) When VG is between 1.5 V and 2.5 V, in what region is the device operating? Consider the p-channel MOSFET amplifier given to the right. ID = 12 kp(VSG − |Vtp|)2, VDD = 5 V, RL = 2 kΩ, kp = 1 mA/V2, Vtp = −1 V c) Derive an expression for the transistor bias point, VGQ, as a function of VDD, Ra, and Rb. d) Determine the required ratio Ra/Rb such that the MOSFET current, ID = 0.5 mA e) What is the voltage bias point of the output VoutQ? Use the value(s) from part d. Please show all steps. A_ = 0.5 VB = Saturation C = VoD(Rb/(Ra+Rb))D = Ra/Rb = 2/3 E = 1 V)

Solution
0 0