Question

Notify Me Bookmark

Consider the current mirror depicted in Fig. 2 where Iin = 100 μA, R = 2 kΩ, and each transistor has W/L = 10 μm/0.4 μm. Given the 0.35 μm CMOS device parameters in Table 1.5 , what drain voltage at Q2 will ensure that Iin is precisely equal to Iout?

Consider the current mirror depicted in Fig. 2 where Iin = 100 μA, R = 2 kΩ, and each transistor has W/L = 10 μm/0.4 μm. Given the 0.35 μm CMOS device parameters in Table 1.5 , what drain voltage at Q2 will ensure that Iin is precisely equal to Iout?

Image text
Consider the current mirror depicted in Fig. 2 where I i n = 100 μ A , R = 2 k Ω , and each transistor has W / L = 10 μ m / 0.4 μ m . Given the 0.35 μ m CMOS device parameters in Table 1.5 , what drain voltage at Q 2 will ensure that I in is precisely equal to I out ?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the current mirror depicted in Fig. P3.6 where Iin = 100 µA, R = 2 kΩ, and each transistor has W/L = 10 µm/0.4 µm. Given the 0.35-μm CMOS device parameters in Table 1.5, what drain voltage at Q2 will ensure that Iin is precisely equal to Iout?

Consider the current mirror depicted in Fig. P3.6 where Iin = 100 µA, R = 2 kΩ, and each transistor has W/L = 10 µm/0.4 µm. Given the 0.35-μm CMOS device parameters in Table 1.5, what drain voltage at Q2 will ensure that Iin is precisely equal to Iout?
Solution
2 0

Consider the current mirror shown in Figure 3, where Iin = 100 μA, each transistor has W/L = 10 μm/0.2 μm and Rs = 1 kΩ. Using the 0.18 μm CMOS devices in Table 1, find rout for the current mirror. Assume the body effect can be approximated by gbs = 0.15gm. Take Id as : Id = μnCox 2(W L)(Vgs − VT) 2 Figure 3
Solution
0 0

Shown in Figure Q2 is a PMOS current mirror with VDD = 1.8 V, Ibias = 150 μA, R = 2 kΩ, and all transistors sized (W/L) = 18 μm/0.2 μm and having the device parameters for the 0.18−μm CMOS process in Appendix I. Figure 3 a. With vo = 1 V, are all transistors in saturation mode? b. What is the maximum voltage that can appear at vo while still keeping all transistors in saturation mode? c. Assuming all transistors are in saturation mode, what is the small-signal output resistance seen looking into the drain of Q4?
Solution
0 0