Question

Notify Me Bookmark

Consider the differential pair with current mirror biasing and active loads given in figure below. Assume for both nMOS and pMOS devices; |Vth| = 1 V, |VA| = 20 V. kn(W/L) = 12.5 mA/V2 for Q1, Q2, Q3 and Q4 while kn(W/L) = kp(W/L) = 25 mA/V2 for Q5, Q6, Q7 and Q8. a. Find VGS voltages of each transistor. b. Calculate differential mode gain Adm. c. Calculate common mode gain Acm. d. Determine the input common mode range of the differential pair. ID = 1/2kn,p’W/L(|VGS|-|Vth|)2 gm = ∂ID/∂VGS.

Consider the differential pair with current mirror biasing and active loads given in figure below. Assume for both nMOS and pMOS devices; |Vth| = 1 V, |VA| = 20 V. kn(W/L) = 12.5 mA/V2 for Q1, Q2, Q3 and Q4 while kn(W/L) = kp(W/L) = 25 mA/V2 for Q5, Q6, Q7 and Q8. a. Find VGS voltages of each transistor. b. Calculate differential mode gain Adm. c. Calculate common mode gain Acm. d. Determine the input common mode range of the differential pair. ID = 1/2kn,p’W/L(|VGS|-|Vth|)2 gm = ∂ID/∂VGS.

Image text
Consider the differential pair with current mirror biasing and active loads given in figure below. Assume for both nMOS and pMOS devices; |Vth| = 1 V, |VA| = 20 V. kn(W/L) = 12.5 mA/V2 for Q1, Q2, Q3 and Q4 while kn(W/L) = kp(W/L) = 25 mA/V2 for Q5, Q6, Q7 and Q8. a. Find VGS voltages of each transistor. b. Calculate differential mode gain Adm. c. Calculate common mode gain Acm. d. Determine the input common mode range of the differential pair. ID = 1/2kn,p’W/L(|VGS|-|Vth|)2 gm = ∂ID/∂VGS.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit as shown below, all the BJTs Q1, Q2, Q3 and Q4 are identical, VBE = 0.7 V, β = 80, VA = 100 V, neglect rx and ro1,2 a) What are the DC collector current IC and DC collector voltage VC of Q1 and Q2 ? You may consider IC3, 4 = IE3, 4 in this step ( 6 marks) b) What is the input common-mode range for this differential amplifier? (10 marks) c) Determine the differential voltage gain Ad(8 marks) d) Determine the differential input impedance Rid and output impedance Rod, include RC ( 14 marks) e) If the β of Q2 is equal to 90 due to fabrication tolerance and the other components are perfect, what are the resulting common mode gain Acm and CMRR? (12 marks)

Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Design the fully differential amplifier stage shown in figure below; where Rp = 100Ω, represent some parasitic resistance of metal traces. The mismatch percentage in the drain resistances is given as 5%. The differential amplifier stage should have a power budget of 3.6 mW and a common-mode rejection ration (CMRR) of 40000. Neglect channel length modulation for M1, and M2 only. a) Find the differential pair M1 and M2 aspect ratio (W/L). b) Given (W/L)3 = (W/L)4 = 10; and (W/L)5 = 20 for M3, M4 and M5 respectively. Find the required biasing voltages Vb1, and Vb2. Consider that these devices operate at the edge of saturation. c) Find the output common-mode gain (Acm-cm). Consider the following: λp = 2λn = 0.2 V-1. μnCox = μpCox = 250 μA/V2. Vtn = 0.4 V, and Vtp = -0.5 V. M1 and M2 are identical. M3 and M4 are identical.
Solution
0 0