Question

Notify Me Bookmark

Consider the following common source amplifier with a current mirror load Assume the following process parameters: VDD = 3.3 V Vtn = ∣Vtp∣ = 0.5 V kn′ = 5 mA/V2 kp′ = 3.2 mA/V2 You are now told that IREF = 500 μA and (W/L)Q1 = 10, (W/L)Q2 = 10, (W/L)Q3 = 5. Assume all transistors are in saturation. Find the DC bias current, ID. (Ignore the Early effect). Find the transconductance of Q1, gm1. (Ignore the Early effect).

Consider the following common source amplifier with a current mirror load Assume the following process parameters: VDD = 3.3 V Vtn = ∣Vtp∣ = 0.5 V kn′ = 5 mA/V2 kp′ = 3.2 mA/V2 You are now told that IREF = 500 μA and (W/L)Q1 = 10, (W/L)Q2 = 10, (W/L)Q3 = 5. Assume all transistors are in saturation. Find the DC bias current, ID. (Ignore the Early effect). Find the transconductance of Q1, gm1. (Ignore the Early effect).

Consider the following common source amplifier with a current mirror load Assume the following process parameters: VDD = 3.3 V Vtn = ∣Vtp∣ = 0.5 V kn′ = 5 mA/V2 kp′ = 3.2 mA/V2 You are now told that IREF = 500 μA and (W/L)Q1 = 10, (W/L)Q2 = 10, (W/L)Q3 = 5. Assume all transistors are in saturation. Find the DC bias current, ID. (Ignore the Early effect). Find the transconductance of Q1, gm1. (Ignore the Early effect).

Consider the following common source amplifier with a current mirror load Assume the following process parameters: VDD = 3.3 V Vtn = ∣Vtp∣ = 0.5 V kn′ = 5 mA/V2 kp′ = 3.2 mA/V2 You are now told that IREF = 500 μA and (W/L)Q1 = 10, (W/L)Q2 = 10, (W/L)Q3 = 5. Assume all transistors are in saturation. Find the DC bias current, ID. (Ignore the Early effect). Find the transconductance of Q1, gm1. (Ignore the Early effect).

 

Image text
Consider the following common source amplifier with a current mirror load Assume the following process parameters: VDD = 3.3 V Vtn = ∣Vtp∣ = 0.5 V kn′ = 5 mA/V2 kp′ = 3.2 mA/V2 You are now told that IREF = 500 μA and (W/L)Q1 = 10, (W/L)Q2 = 10, (W/L)Q3 = 5. Assume all transistors are in saturation. Find the DC bias current, ID. (Ignore the Early effect). Find the transconductance of Q1, gm1. (Ignore the Early effect).

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

A. (3 pts) Find the DC bias current, ID. (Ignore the Early effect). B. (3 pts) Find the transconductance of Q1, gm1. (Ignore the Early effect). C. (4 pts) What is the lowest possible output voltage v0 where Q1 still remains in saturation? (Ignore the Early effect). D. (4 pts) Given voltage gain, AV, = -40 V/V and VAn= |VAp|, find VAn. (Hint, output resistances r01 and r02 are equal). Given NMOS integrated common source amplifier below, with parameters as listed, answer the following questions. Make sure to show your work and answers on work paper, including the answer with units, and put a box around the final answers. Only your work paper will be graded. Assume all transistors are in saturation.

A. (3 pts) Find the DC bias current, ID. (Ignore the Early effect). B. (3 pts) Find the transconductance of Q1, gm1. (Ignore the Early effect). C. (4 pts) What is the lowest possible output voltage v0 where Q1 still remains in saturation? (Ignore the Early effect). D. (4 pts) Given voltage gain, AV, = -40 V/V and VAn= |VAp|, find VAn. (Hint, output resistances r01 and r02 are equal). Given NMOS integrated common source amplifier below, with parameters as listed, answer the following questions. Make sure to show your work and answers on work paper, including the answer with units, and put a box around the final answers. Only your work paper will be graded. Assume all transistors are in saturation.

Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Figure 3 shows an amplifier with a current mirror as an active load. The MOSFETs have the following parameters: Vtn = −Vtp = 0.6 V, kn′ = 200 μA/V2, kp′ = 65 μA/V2, VA(NMOS) = 20 V, VA(PMOS) = 10 V, VT = 26 mV, R1 = 7 kΩ, R2 = 10 kΩ, L = 0.4 μm and W = 4 μm. The base-emitter forward voltage, VBE, of transistor Q4 is 0.7 V. The forward voltage drop for both D1 and D2 is 0.7 V. The supply voltage, VDD = 3 V. Assume the base current of Q4 is negligible compared to the emitter and collector currents of Q4, with all the transistors biased in the active region. (a) Identify the transistors forming the current mirror. (b) Calculate the value of IREF . (c) Calculate the output resistances of transistors Q1 and Q2.
Solution
0 0