Question

Notify Me Bookmark

Consider the following two designs of an 8-input AND function. Assume μn = 2μp. For each design, size the transistors such that the delay is minimum. Specify the width of the pMOS and nMOS transistors as a function of W0, where 3W0 = Cin = 1.

Consider the following two designs of an 8-input AND function. Assume μn = 2μp. For each design, size the transistors such that the delay is minimum. Specify the width of the pMOS and nMOS transistors as a function of W0, where 3W0 = Cin = 1.

Image text
  1. Consider the following two designs of an 8-input AND function. Assume μ n = 2 μ p . For each design, size the transistors such that the delay is minimum. Specify the width of the pMOS and nMOS transistors as a function of W 0 , where 3 W 0 = C i n = 1 :

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the CMOS complex gate in the figure, whose pMOS network is shown as a box. a) Express the realized logic function and then draw the complete circuit, by drawing the pMOS transistors as well (Redraw nMOS transistors as they are, because you will need them in (b) and (c)) b) Assign each transistor its relative size, such that charging and discharging resistors (corresponding to propagation delays) are same as those of a unit inverter (Assume μn ≈ 2μp ). c) Determine and indicate parasitic capacitances at each relevant node, in terms of unit capacitance C (Consider drain/source capacitance halving only for merged+uncontacted diffusions). Then, express the rising and falling propagation delays ( tpLH and tpHL ) in terms of R and C (Use 0.69 factor as well and include Elmore delays). d) Assume that, as a designer, you feel that the pull-down delay can be improved if the positions of A−D and C-B nMOSTs are replaced (C-B close to the output; A-D close to the ground). Redraw the circuit for this new placing (only nMOSTs are replaced), indicate the relevant parasitic node capacitances and re-calculate tpHL to see if there is an improvement. It will be better if you add your comments as well.
Solution
0 0

(i) Design a CMOS logic circuit to implement the function Y = AB + C¯. Find the minimum width for each transistor such that the delay is not worse than the reference inverter. Assume that for the basic inverter n = 2 and p = 4 and that technology used is L = 0.5 μm. ( 8 marks) (ii) Consider the circuit shown below. (a) Express Y as a function of A and B. (b) Redraw the circuit using CMOS Transmission gate switch. (c) Compare the performance of the Transmission Gate switch to the NMOS switch and PMOS switch. (6 marks) (iii) Mark the correct answer in the following. (6 marks)VIH is a) the maximum input voltage level to be considered as High. b) the maximum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the minimum input voltage level to be considered as Low. VIL is a) the maximum input voltage level to be considered as High. b) the minimum input voltage level to be considered as Low. c) the minimum input voltage level to be considered as High. d) the maximum input voltage level to be considered as Low. The noise margin in the Low state for a logical circuit with VIH = 2.2 V, VIL = 0.4 V, VOH = 4.0 V and VOL = 0.2 V is a) 0.2 V. b) 2.0 V c) 1.8 V. d) 3.6 V.

Solution
0 0

For an ideal n-channel MOSFET, the drain current equation (ID) is given as below. ID = WμnCox 2L[2(VGS − VT)VDS − VDS2] (0 ≤ VDS ≤ VDS(sat)) (a) Derive the saturation drain voltage (VDS(sat)) as a function of (VGS − VT). (b) Derive the saturation drain current (ID(sat)) as a function of (VGS − VT). (c) For very small VDS, describe how to experimentally determine both parameters, i. e. , (i) electron mobility (μn) and (ii) threshold voltage (VT). (d) Derive the transconductance (gm) at the saturation point as a function of VDS. (e) Assume that this n-channel MOSFET has the following parameters: channel length (L) = 1.25×10−4 cm, electron mobility (μn) = 650 cm2 /V−s, gate oxide (SiO2) capacitance (Cox) = 6.9×10−8 F/cm2, and threshold voltage (VT) = 0.65 V. Determine the channel width (W) such that ID (sat) is 4×10−3 A when VGS = 5 V.

Solution
0 0