Question

Notify Me Bookmark

Consider the pMOS current mirror circuit shown in Figure 4. Assume that the transistors are identical in all parameters. Do not ignore channel length modulation. Show that IX/IB ≈ 1 + |λp|(VG - VX) where VG is the common gate voltage.

Consider the pMOS current mirror circuit shown in Figure 4. Assume that the transistors are identical in all parameters. Do not ignore channel length modulation. Show that IX/IB ≈ 1 + |λp|(VG - VX) where VG is the common gate voltage.

Image text
Consider the pMOS current mirror circuit shown in Figure 4. Assume that the transistors are identical in all parameters. Do not ignore channel length modulation. Show that IX/IB ≈ 1 + |λp|(VG - VX) where VG is the common gate voltage.

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

b) By investigating the circuit shown in Figure Q1a, find the relationship among the gate-source voltages of transistors M1 - M3 that guarantees M1 is in saturation. Assume that the input voltage, Vin is equal to the power supply voltage, VDD. [4 Marks] c) Figure Q1b shows a combination of NMOS and PMOS current mirror circuits. Assume all the transistors are ideal and operating in saturation mode. Develop equations that show the relationships of the drain currents for transistors M1, M2, M3, and M4. [5 Marks] d) By analysing the current mirror circuit shown in Figure Q1c, plot and explain all the necessary conditions for VX and VY as a function of VDD. Assume that the transistors M1 and M2 are identical. [6 Marks] a) With aid of diagram, develop an equation for drain current, ID, based on a NMOS transistor in saturation region. [10 Marks]

Solution
1 0

Problem 3: (Short Circuit Power Consumption) For the circuit in Figure 2, assume that the input Vin is a periodic square wave signal (called "clock") of frequency 200 MHz, and has a rising transition time (from 0−100% of VDD ) of 0.2 ns and a falling transition time (from 100−0% of VDD ) of 0.2 ns. For the inverter in the figure, find the short circuit power consumption. Use the procedural hints listed below. Procedural Hints:Calculate the short circuit duration, tsc. Short circuit currents occur when both nMOS and pMOS transistors are simultaneously ON. Use the rise/fall times given. Calculate the peak short circuit currents. For simplicity assume that Ipeak_sc_LH and Ipeak_sc_HL are equal, and calculate the latter only. To calculate Ipeak_sc_HL, , assume that the short circuit current for the H-to-L transition peaks when Vin = VDD/2 and Vout = 9 VDD /10 (this is an arbitrary choice assumed for this problem alone). Now calculate the pMOS transistor current - this will be Ipeak_sc_HL. . Question: Does the nMOS current equal the pMOS current? If not, how do you account for InMOS−IpMO ? Using your results from (1) and (2), calculate the short circuit power dissipation. Note: Assume that VDD = 1.0 Volts, (W/L)p = 3.5 /0.1, and (W/L)n = 2 /0.1. Transistor properties are given by the 90 nm model parameters handout posted on the class web-site. For the current calculation, use the transistor parameters (not the equivalent resistance parameters) and ignore channel length modulation. Assume that there is an 89 fF load on Out.

Solution
0 0

Consider the current mirror circuit shown in Figure 4 on page 6 where an additional resistor R is connected between the gates of the MOSFETS and ground. Assume all transistors are in saturation and you can ignore Early effect. (a) Given that IREF = 250 µA, Kn’ for the MOSFET is 10 µA/V2, VTN = 1 V, (W/L)1 = 5, (W/L)2 = 10 and R = 20 kΩ, find the values of the DC voltage VGS1 and DC currents ID1 and ID2. (10 Marks) (b) Perform an AC small-signal analysis to find an algebraic expression of the input resistance Rin in terms of the transconductance gm of the MOSFETS and the resistor R. Indicate clearly the gm of the i-th transistor as gmi. For example, the gm of transistor M1 should be written as gm1. (5 Marks) (c) Using the transistor parameters and resistor values given in part (a), find out the magnitude of the input resistance Rin found in part (b). (5 Marks)

Consider the current mirror circuit shown in Figure 4 on page 6 where an additional resistor R is connected between the gates of the MOSFETS and ground. Assume all transistors are in saturation and you can ignore Early effect. (a) Given that IREF = 250 µA, Kn’ for the MOSFET is 10 µA/V2, VTN = 1 V, (W/L)1 = 5, (W/L)2 = 10 and R = 20 kΩ, find the values of the DC voltage VGS1 and DC currents ID1 and ID2. (10 Marks) (b) Perform an AC small-signal analysis to find an algebraic expression of the input resistance Rin in terms of the transconductance gm of the MOSFETS and the resistor R. Indicate clearly the gm of the i-th transistor as gmi. For example, the gm of transistor M1 should be written as gm1. (5 Marks) (c) Using the transistor parameters and resistor values given in part (a), find out the magnitude of the input resistance Rin found in part (b). (5 Marks)
Solution
0 0