Question

Notify Me Bookmark

Consider this PMOS circuit: K = 0.2 mA/V2 Vt = -2.0 V For this problem, we know that the drain voltage VD = 4.0 V (with respect to ground), but we do not know the value of the voltage source VGG. Let's attempt to find this value VGG!

Consider this PMOS circuit: K = 0.2 mA/V2 Vt = -2.0 V For this problem, we know that the drain voltage VD = 4.0 V (with respect to ground), but we do not know the value of the voltage source VGG. Let's attempt to find this value VGG!

Image text
Consider this PMOS circuit:
For this problem, we know that the drain voltage V D = 4.0 V (with respect to ground), but we do not know the value of the voltage source V G G .
Let's attempt to find this value V G G !

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

In this amplifier circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage equal to Vt = −1 V and kp = kp′(W/L) = 0.4 mA/V2, and the NMOS transistor has a threshold voltage Vt = 1 V and a kn = kn′(W/L) = 2 mA/V2. It was shown in HW#7 that the DC drain voltage of the PMOS transistor is −0.2 V and the DC source of the NMOS transistor is −2 V. a) Perform the small signal analysis of this circuit and determine the voltage gain: AV = Vo/Vi b) Determine the input and output resistance of this amplifier Rin and Rout . c) Discuss what is the purpose of the part of the circuit between CC2 and CC3 which includes the NMOS transistor in this amplifier design. d) Determine the parameters of a simple voltage amplifier model (discussed in chapter 1) which will represent this amplifier. Note that the parameters of the simple voltage amplifier excludes any series resistance of the external source ( Vi ) (in this case it is zero anyway) and the load resistance (in this case RL = 2 kΩ ). e) Using the simple model from part (c) determine the voltage gain AV = Vo/Vi and see if it agrees with the answer of part (a). VDD
Solution
0 0

(a) An enhancement n-MOS transistor has the following parameters: Threshold voltage VTh = 0.8 V, K′ = 20 μA/V2 = μnCox, where μn is mobility of electron, Cox gate oxide capacitance. (i) Find W/L ratio for gate voltage VG = 2.8 V, drain voltage, VD = 5 V, source voltage VS = 1 V and drain current ID = 0.24 mA. [6 marks] (ii) Calculate drain current ID for gate voltage VG = 5 V, drain voltage VD = 4 V, source voltage Vs = 2 V [4 marks] (b) For the n-channel EMOSFET used in circuit below, threshold voltage VTh = 1 V, K = 0.3 mA/V2. Find (i) V0 (as shown in figure below) [6 marks] (ii) If V0 = 2 V, find the new K value [4 marks] Fig. 3
Solution
0 0

In the following circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage Vt = −1 V and kp′(W/L) = kp = 0.4 mA/V2, and the NMOS transistor has a threshold voltage equal to Vt = 1 V and kn′(W/L) = 2 mA/V2. a) Determine the DC drain voltage of the PMOS transistor. b) Determine the DC source voltage of the NMOS transistor
Solution
0 0