Question

Notify Me Bookmark

Design a MOSFET circuit to have ID = 0.5 mA. unCox(W/L) = 1 mA/V2, neglect channel-length modulation, Vt = 1 V, and VDD = 15 V. Find the % of ID (0.45 mA, ?Id = -0.045 mA -> 9% ) change when Vt = 1.5 V. Find rDS -> infinity

Design a MOSFET circuit to have ID = 0.5 mA. unCox(W/L) = 1 mA/V2, neglect channel-length modulation, Vt = 1 V, and VDD = 15 V. Find the % of ID (0.45 mA, ?Id = -0.045 mA -> 9% ) change when Vt = 1.5 V. Find rDS -> infinity

Image text
Design a MOSFET circuit to have ID = 0.5 mA. unCox(W/L) = 1 mA/V2, neglect channel-length modulation, Vt = 1 V, and VDD = 15 V. Find the % of ID (0.45 mA, ?Id = -0.045 mA -> 9% ) change when Vt = 1.5 V. Find rDS -> infinity

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.
Solution
3 0

5.51 Consider the circuit of Fig. 5.24(a). In Example 5.6 it was found that when Vt = 1 V and kn′(W/L) = 1 mA/V2, the drain current is 0.5 mA and the drain voltage is +7 V. If the transistor is replaced with another having Vt = 1.5 V with kn′(W/L) = 1.5 mA/V2, find the new values of ID and VD. Comment on how tolerant (or intolerant) the circuit is to changes in device parameters. ^ Hide Answer 0.454 mA, +7.28 V; circuit is quite tolerant to variations in device parameters (a) 5.51 Consider the circuit of Fig. 5.24(a). In Example 5.6 it was found that when Vt = 1 V and kn′(W/L) = 1 mA/V2, the drain current is 0.5 mA and the drain voltage is +7 V. If the transistor is replaced with another having Vt = 1.5 V with kn′(W/L) = 1.5 mA/V2, find the new values of ID and VD. Comment on how tolerant (or intolerant) the circuit is to changes in device parameters. ^ Hide Answer 0.454 mA, +7.28 V; circuit is quite tolerant to variations in device parameters (a)

Solution
7 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0