Design a pseudo-NMOS inverter that has equal capacitive charging and discharging currents at vO = VDD/4 for use in a system with VDD = 2.5 V, |Vt| = 0.5 V, k
Image text
Design a pseudo-NMOS inverter that has equal capacitive charging and discharging currents at vO = VDD/4 for use in a system with VDD = 2.5 V, |Vt| = 0.5 V, k